





TMUXS7614D SCDS453A – JUNE 2024 – REVISED JULY 2024

TMUXS7614D 50V, SPI Controlled, Low-RON, High Density, 1:1 (SPST), 8-Channel Precision Switches with 1.2V and 1.8V Logic

# 1 Features

Texas

INSTRUMENTS

- Dual supply range: ±4.5V to ±25V
- Single supply range: 4.5V to 42V
- Asymmetric dual supply support (For example: V<sub>DD</sub>=37.5V, V<sub>SS</sub>=-12.5V)
- 1.2V and 1.8V logic compatible
- SPI supply range: 1.8V 5.5V
- SPI Interface with support up to 50MHz
  - Manual mode (Standard SPI or Burst mode)
  - Daisy Chain mode
  - SPI error detection: CRC, invalid read/write, and clock count error
  - Industry standard modes 0 and 3
  - 1.8V logic compatible
- Ultra high channel density (2.5mm<sup>2</sup>/ch)
  - Flow through SPI and supply routing for increased board density
  - Integrated decoupling capacitors
- Precision performance:
  - Low on-resistance: 1.1Ω (typical)
  - Ultra low on-resistance flatness: 0.003Ω (typical)
  - Low on-leakage current: 3.7pA (typical), 700pA (maximum)
  - Ultra low charge injection: 2pC (typical)
- High current support: 470mA per channel (maximum)
- –40°C to +125°C operating temperature
- Rail-to-rail operation
- Bidirectional operation
- Break-before-make switching

# 2 Applications

- Semiconductor test equipment
- SSR and photorelay replacement
- · Automated test equipment
- LCD test equipment
- Memory test equipment
- Instrumentation: lab, analytical, and portable
- Data acquisition systems (DAQ)
- Optical test equipment

# **3 Description**


The TMUXS7614D is a complementary metal-oxide semiconductor (CMOS) switch device with eight independently selectable 1:1, single-pole, single-throw (SPST) switch channels. The device works with a single supply (4.5V to 42V), dual supplies ( $\pm$ 4.5V to  $\pm$ 25V), or asymmetric supplies (such as V<sub>DD</sub> = 37.5V, V<sub>SS</sub> = -12V). The TMUXS7614D supports bidirectional analog and digital signals on the source (Sx) and drain (Dx) pins ranging from V<sub>SS</sub> to V<sub>DD</sub>.

The switches of the TMUXS7614D are controlled with a serial peripheral interface (SPI). The SPI interface has many error detection features, such as CRC, invalid read/write, and clock count error detection. The SPI also supports Daisy Chain mode. Coupled with the flow through routing of the SPI pins, this allows for increased channel density in the system. The TMUXS7614D is a part of the precision switches and multiplexers family of devices and have very low on and off leakage currents allowing them to be used in high precision measurement applications.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>				
TMUXS7614D	ZEM (FCLGA, 30)	5mm × 4mm				

- (1) For more information, see Section 11.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



TMUXS7614D Block Diagrams





# **Table of Contents**

1 Features	1
2 Applications.	1
3 Description	1
4 Pin Configura	ation and Functions2
	s4
	Maximum Ratings4
5.2 ESD Ratir	ngs4
	nformation5
	ended Operating Conditions5
	Drain Current through Switch5
	Characteristics (Global)6
	Characteristics (±15 V Dual Supply)7
	Characteristics (±15 V Dual Supply)9
	Characteristics (±20 V Dual Supply) 10
	g Characteristics (±20 V Dual Supply) 11
5.11 Electrica	I Characteristics (+37.5 V/–12.5 V Dual
Supply)	
5.12 Switchin	g Characteristics (+37.5 V/–12.5 V
Dual Supply	y)14
	l Characteristics (12 V Single Supply)15
	g Characteristics (12 V Single Supply)16
5.15 SPI Timi	ng Characteristics (2.7 V to 5.5 V)16
5.16 SPI Timi	ng Characteristics (1.8 V to 2.7 V)17
5.17 Timing D	Diagrams18
	Characteristics19
	easurement Information24
	tance
	ge Current
	ge Current
	DFF Time
o.5 Break-Bei	fore-Make26

	6.6 Charge Injection	26
	6.7 Off Isolation	
	6.8 Channel-to-Channel Crosstalk	27
	6.9 Bandwidth	. 27
	6.10 THD + Noise	. 28
7	Detailed Description	29
	7.1 Overview	
	7.2 Functional Block Diagram	.29
	7.3 Feature Description	29
	7.4 SPI Operation	. 30
	7.5 Device Functional Modes	31
	7.6 Register Map	
8	Application and Implementation	. 34
	8.1 Application Information	
	8.2 Typical Application	. 34
	8.3 Thermal Considerations	
	8.4 Power Supply Recommendations	37
	8.5 Layout	. 37
9	Device and Documentation Support	39
	9.1 Documentation Support	. 39
	9.2 Receiving Notification of Documentation Updates	39
	9.3 Support Resources	. 39
	9.4 Trademarks	. 39
	9.5 Electrostatic Discharge Caution	39
	9.6 Glossary	
1	0 Revision History	. 39
	1 Mechanical, Packaging, and Orderable	
	Information	
	11.1 Tape and Reel Information	.40
	11.2 Mechanical Data	

# **4** Pin Configuration and Functions




Figure 4-1. ZEM Package, 30-Pin LGA (Top View)



#### Table 4-1. Pin Functions

PIN NAME NO.		TYPE <sup>(1)</sup>	DESCRIPTION	
			DESCRIPTION	
D1	1	I/O	Drain pin 1. Can be an input or output.	
D2	2	I/O	Drain pin 2. Can be an input or output.	
D3	8	I/O	Drain pin 3. Can be an input or output.	
D4	9	I/O	Drain pin 4. Can be an input or output.	
D5	16	I/O	Drain pin 5. Can be an input or output.	
D6	17	I/O	Drain pin 6. Can be an input or output.	
D7	23	I/O	Drain pin 7. Can be an input or output.	
D8	24	I/O	Drain pin 8. Can be an input or output.	
GND	11, 29	Р	Ground (0V) reference. On TMUXS7614D, both GND pins are connected internally for flow through routing.	
N.C.	20	0	No internal connection. Can be shorted to GND or left floating.	
S1	3	I/O	Source pin 1. Can be an input or output.	
S2	4	I/O	Source pin 2. Can be an input or output.	
S3	6	I/O	Source pin 3. Can be an input or output.	
S4	7	I/O	Source pin 4. Can be an input or output.	
S5	18	I/O	Source pin 5. Can be an input or output.	
S6	19	I/O	Source pin 6. Can be an input or output.	
S7	21	I/O	Source pin 7. Can be an input or output.	
S8	22	I/O	Source pin 8. Can be an input or output.	
SDI	27	I	SPI Serial Data Input. Data is captured on the positive edge of SCLK.	
SCLK	14, 26	I	SPI Clock Input. Both SCLK pins are connected internally for flow through routing.	
SDO	13	0	SPI Serial Data Output. Data is shifted out on the negative edge of SCLK.	
CS	15, 25	I	SPI Chip Select Pin (active low). Both CS pins are connected internally for flow through routing.	
RESET/VL	12, 28	Р	SPI Power Supply pin (1.8V – 5.5V) and hardware reset pin (active low). Pull the pin low to trigger a device hardware reset. After the hardware reset is complete, the SPI registers will be reset to their default state, and all the analog switches will be open. Both $\overrightarrow{\text{RESET}/V_L}$ pins are connected internally for flow through routing. Connected to an integrated 0.1µF capacitor between V <sub>L</sub> and GND.	
VDD	10, 30	Р	Positive power supply. This pin is the most positive power-supply potential. On TMUXS7614D, both VDD pins are connected internally for flow through routing. Connected to an integrated $0.1\mu$ F capacitor between V <sub>DD</sub> and GND.	
VSS	5	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin should be connected to ground. Connected to an integrated $0.1\mu$ F capacitor between V <sub>SS</sub> and GND.	
Thermal Pad		_	The thermal exposed pad is connected internally. It is recommended that the pad be tied to VSS for best performance.	

(1) I = input, O = output, I/O = input and output, P = power.



# **5** Specifications

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
$V_{DD} - V_{SS}$			50	V
V <sub>DD</sub>	Supply voltage	-0.5	50	V
V <sub>SS</sub>		-32	0.5	V
VL	Logic Supply Voltage	-0.5	6	V
V <sub>LOGIC</sub>	Logic control input pin voltage (SPI pins)	-0.5	6	V
ILOGIC	Logic control input pin current (SPI pins)	-30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (Sx, Dx)	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
I <sub>IK</sub>	Diode clamp current <sup>(3)</sup>	-30	30	mA
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, Dx)		I <sub>DC</sub> + 10 % <sup>(4)</sup>	mA
T <sub>A</sub>	Ambient temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C
P <sub>tot</sub>	Total power dissipation		1650	mW

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability,

functionality, performance, and shorten the device lifetime.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

(4) Refer to Source or Drain Continuous Current table for I<sub>DC</sub> specifications.

# 5.2 ESD Ratings

			VALUE	UNIT
	Flastraatatia diasharga	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	TBD	M
V <sub>(ESD)</sub>		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	TBD	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### **5.3 Thermal Information**

		TMUXS7614D	
THERMAL METRIC <sup>(1)</sup>		ZEM (LGA)	UNIT
		30 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	53.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	15.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	28.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.30	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	27.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	41.0	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application (1) report.

# **5.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD} - V_{SS}$ (1)	Power supply voltage differential	4.5	50	V
V <sub>DD</sub>	Positive power supply voltage	4.5	42	V
$V_{S}$ or $V_{D}$	Signal path input/output voltage (source or drain pin) (Sx, D)	V <sub>SS</sub>	V <sub>DD</sub>	V
VL	Logic Supply Voltage	1.8	5.5	V
V <sub>LOGIC</sub>	Logic control input pin voltage (SPI pins)	0	5.5	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> <sup>(2)</sup>	mA
T <sub>A</sub>	Ambient temperature	-40	125	°C

 $V_{DD}$  and  $V_{SS}$  can be any value as long as 4.5 V  $\leq$  ( $V_{DD} - V_{SS}$ )  $\leq$  44 V, and the minimum  $V_{DD}$  is met. Refer to *Source or Drain Continuous Current* table for  $I_{DC}$  specifications. (1)

(2)

# 5.5 Source or Drain Current through Switch

Current through the Switch	Test Conditions	T <sub>J</sub> = 25°C	T <sub>J</sub> = 50°C	T <sub>J</sub> = 85°C	T <sub>J</sub> = 105°C	T <sub>J</sub> = 125°C	T <sub>J</sub> = 135°C	T <sub>J</sub> = 150°C	UNIT
I <sub>DC</sub> <sup>(1)</sup>	$V_{SS}$ to $V_{DD}$ - 2.5V	470	470	470	309	143	100	60	mA
I <sub>peak</sub> <sup>(2)</sup>	$V_{SS}$ to $V_{DD}$ - 2.5V	470	470	470	470	470	470	470	mA

See Thermal Considerations section for more details (1)

(2) Pulse current of 1ms with 10% Duty Cycle



# 5.6 Electrical Characteristics (Global)

Over operating supply voltage range,  $V_L$  = 1.8V - 5.5V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = -15 V,  $V_L$  = 3.3V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	ТҮР	MAX	UNIT
LOGIC IN	PUTS (SPI pins)						
		V <sub>L</sub> = 5.5 V	-40°C to +125°C	2			V
VIH	Logic voltage high	V <sub>L</sub> = 3.3 V	-40°C to +125°C	1.35			V
		V <sub>L</sub> < 1.8 V	-40°C to +125°C	1			V
		$2.7 \text{ V} \le \text{V}_{\text{L}} \le 5.5 \text{ V}$	-40°C to +125°C			0.75	V
VIL	Logic voltage low	1.8 V ≤ V <sub>L</sub> < 2.7 V	-40°C to +125°C			0.5	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.005	2	μA
IIL	Input leakage current		-40°C to +125°C	-2	-0.005		μA
T <sub>SD</sub>	Thermal shutdown				165		°C
T <sub>SD_HYST</sub>	Thermal shutdown hysteresis				15		°C
	Logic high output voltage	I <sub>SOURCE</sub> = 100 μA	-40°C to +125°C	V <sub>L</sub> - 0.1			V
V <sub>OH</sub>		I <sub>SOURCE</sub> = 1 mA	-40°C to +125°C	V <sub>L</sub> - 0.7			V
.,		I <sub>SINK</sub> = 100 μA	-40°C to +125°C			0.1	V
V <sub>OL</sub>	Logic low output voltage	I <sub>SINK</sub> = 1 mA	-40°C to +125°C			0.7	V
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER	SUPPLY						
			25°C		5	6	μA
I <sub>LQ</sub>	V <sub>L</sub> quiscent supply current	$V_L = 1.8 V$ to 5.5 V SPI Inputs = 0 V or $V_I$	–40°C to +85°C			7	μA
			–40°C to +125°C			8	μA
		V <sub>1</sub> = 2.7 V to 5.5 V	25°C		1	1.2	mA
IL.	V <sub>L</sub> active supply current	/CS = 0V, fSCLK = 50 MHz, fSDI	–40°C to +85°C			1.5	mA
		= 25 MHz	-40°C to +125°C			2	mA



## 5.7 Electrical Characteristics (±15 V Dual Supply)

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = -15 V ±10% GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = -15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.1	1.4	
-	On an internet	V <sub>S</sub> = –10 V to +10 V	–40°C to +50°C			1.6	0
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	–40°C to +85°C			1.8	Ω
			–40°C to +125°C			2.2	
			25°C		0.005		
	On-resistance mismatch between	V <sub>S</sub> = –10 V to +10 V	–40°C to +50°C			0.03	0
ΔR <sub>ON</sub>	channels	$I_D = -10 \text{ mA}$	–40°C to +85°C			0.035	Ω
			–40°C to +125°C			0.038	
			25°C		0.003		
<b>D</b>		V <sub>S</sub> = –10 V to +10 V	–40°C to +50°C			0.035	0
R <sub>ON FLAT</sub>	On-resistance flatness	$I_D = -10 \text{ mA}$	–40°C to +85°C			0.035	Ω
			–40°C to +125°C			0.035	
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = –10 mA	–40°C to +125°C		0.006		Ω/°C
		$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Switch state is off $V_{S}$ = +10 V / -10 V $V_{D}$ = -10 V / + 10 V	25°C	-0.15	0.03	0.15	nA
	Source off leakage current <sup>(1)</sup>		–40°C to +50°C	-0.3		0.3	
S(OFF)			–40°C to +85°C	-1		1	
			–40°C to +125°C	-12		12	
	Drain off leakage current <sup>(1)</sup>	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Switch state is off $V_{S}$ = +10 V / -10 V $V_{D}$ = -10 V / + 10 V	25°C	-0.15	0.03	0.15	
			–40°C to +50°C	-0.3		0.3	
D(OFF)			–40°C to +85°C	-1		1	nA
			–40°C to +125°C	-12		12	
		$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Switch state is on $V_{S}$ = $V_{D}$ = ±10 V	25°C	-0.6	0.013	0.6	
I <sub>S(ON)</sub>			–40°C to +50°C	-0.75		0.75	nA
I <sub>D(ON)</sub>	Channel on leakage current <sup>(2)</sup>		–40°C to +85°C	-0.8		0.8	
			–40°C to +125°C	-9		9	
			25°C		4		
∆l <sub>S(ON)</sub>	Leakage current mismatch	V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	–40°C to +50°C		4.5		
$\Delta I_{D(ON)}$	between channels <sup>(2)</sup>	Switch state is on $V_S = V_D = \pm 10 V$	–40°C to +85°C		6		рA
		.3 .0	–40°C to +125°C		27		
POWER S	SUPPLY						
			25°C		45	80	
I <sub>DDQ</sub>	V <sub>DD</sub> quiescent supply current	V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = –16.5 V	–40°C to +85°C			90	μA
		All switches OFF	–40°C to +125°C	-		115	
			25°C		840	1110	
I <sub>DD</sub>	V <sub>DD</sub> supply current	V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	–40°C to +85°C			1120	μΑ
		All switches ON	–40°C to +125°C			1125	
			25°C		15	30	
I <sub>SSQ</sub>	V <sub>SS</sub> quiescent supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V All switches OFF	–40°C to +85°C			45	μA
			–40°C to +125°C			65	

# 5.7 Electrical Characteristics (±15 V Dual Supply) (continued)

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +15 \ V \pm 10\%, \ V_{SS} = -15 \ V \pm 10\% \ \text{GND} = 0 \ V \ \text{(unless otherwise noted)} \\ \hline \text{Typical at } V_{DD} = +15 \ V, \ V_{SS} = -15 \ V, \ T_A = 25 \ \ \text{C} \ \ \text{(unless otherwise noted)} \end{array}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V All switches ON	25°C		680	800	
			–40°C to +85°C			850	μA
			–40°C to +125°C			900	

(1) When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

(2) When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 5.8 Switching Characteristics (±15 V Dual Supply)

 $V_{DD}$  = +15 V  $\pm$  10%,  $V_{SS}$  = –15 V  $\pm 10\%,$  GND = 0 V (unless otherwise noted)

Typical at $V_{DD}$ = +15 V, $V_{SS}$ = -15 V, $T_A$ = 2	5°C (unless otherwise note	ed)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		2.0	2.5	μs
t <sub>ON</sub>	Turn-on time from control input	V <sub>S</sub> = 10 V R <sub>I</sub> = 300 Ω, C <sub>I</sub> = 35 pF	-40°C to +85°C			2.75	μs
			–40°C to +125°C			3	μs
			25°C		1.7	2.2	μs
t <sub>OFF</sub>	Turn-off time from control input	V <sub>S</sub> = 10 V R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	–40°C to +85°C			2.5	μs
			–40°C to +125°C			3	μs
		N = 40 V	25°C		310		ns
t <sub>BBM</sub>	Break-before-make time delay	V <sub>S</sub> = 10 V, R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	–40°C to +85°C	125			ns
			–40°C to +125°C	125			ns
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 0 V, C <sub>L</sub> = 100 pF	25°C		-2		рС
O <sub>ISO</sub>	Off-isolation		25°C		-105		dB
O <sub>ISO</sub>	Off-isolation		25°C		-74		dB
X <sub>TALK</sub>	Crosstalk		25°C		-114		dB
X <sub>TALK</sub>	Crosstalk		25°C		-105		dB
BW	–3dB Bandwidth		25°C		180		MHz
IL	Insertion loss	$ \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, \; V_{BIAS} = 0 \; V, \\ f = 1 \; MHz \end{array} $	25°C		-0.095		dB
ACPSRR	AC Power Supply Rejection Ratio	$\label{eq:VP} \begin{array}{l} V_{PP} = 0.62 \ V \ \text{on} \ V_{DD} \ \text{and} \ V_{SS} \\ R_{L} = 50 \ \Omega \ , \ C_{L} = 5 \ pF, \\ f = 1 \ MHz \end{array}$	25°C		-80		dB
THD+N	Total Harmonic Distortion + Noise		25°C		0.0001		%
C <sub>S(OFF)</sub>	Source off capacitance to ground	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		27		pF
C <sub>D(OFF)</sub>	Drain off capacitance to ground	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		27		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance to ground	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		22		pF



## 5.9 Electrical Characteristics (±20 V Dual Supply)

 $V_{DD}$  = +20 V ± 10%,  $V_{SS}$  = –20 V ±10%, GND = 0 V (unless otherwise noted)

al at V <sub>DD</sub> = +20 V, V <sub>SS</sub> = $-20$ V, T <sub>A</sub> =	25°C (unless otherwise noted)	

	V <sub>DD</sub> = +20 V, V <sub>SS</sub> = -20 V, T <sub>A</sub> = <b>PARAMETER</b>	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH			-			
			25°C		1.1	1.4	
_		V <sub>S</sub> = –15 V to +15 V	-40°C to +50°C			1.6	
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	–40°C to +85°C			1.9	Ω
			–40°C to +125°C			2.2	
			25°C		0.004		
	On-resistance mismatch between	Vs = –15 V to +15 V	-40°C to +50°C			0.038	0
∆R <sub>ON</sub>	channels	$I_D = -10 \text{ mA}$	–40°C to +85°C			0.048	Ω
			–40°C to +125°C			0.048	
			25°C		0.006		
-		V <sub>S</sub> = –15 V to +15 V	-40°C to +50°C			0.04	0
R <sub>ON FLAT</sub>	On-resistance flatness	$I_{\rm D} = -10  {\rm mA}$	-40°C to +85°C			0.04	Ω
			–40°C to +125°C			0.04	
RON DRIFT	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA	-40°C to +125°C		0.005		Ω/°C
	Source off log/core ourropt(1)	<u> </u>	25°C	-0.16	0.012	0.16	
		$V_{DD}$ = 22 V, $V_{SS}$ = -22 V Switch state is off	-40°C to +50°C	-0.425		0.425	
S(OFF)	Source off leakage current <sup>(1)</sup>	V <sub>S</sub> = +15 V / –15 V	–40°C to +85°C	-3.4		3.4	nA
		V <sub>D</sub> = –15 V / + 15 V	–40°C to +125°C	-31		31	
		$V_{DD} = 22 V, V_{SS} = -22 V$ Switch state is off $V_{S} = +15 V / -15 V$ $V_{D} = -15 V / + 15 V$	25°C	-0.16	0.012	0.16	
			-40°C to +50°C	-0.425		0.425	
D(OFF)	Drain off leakage current <sup>(1)</sup>		-40°C to +85°C	-3.4		3.4	nA
			-40°C to +125°C	-31		31	1
			25°C	-0.8	0.0045	0.8	
I <sub>S(ON)</sub>		$V_{DD} = 22 V, V_{SS} = -22 V$	-40°C to +50°C	-1		1	
I <sub>D(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on V <sub>S</sub> = V <sub>D</sub> = ±15 V	–40°C to +85°C	-1.3		1.3	nA
		3 0 1	-40°C to +125°C	-6.5		6.5	
POWER S	SUPPLY						
			25°C		45	80	
	V <sub>DD</sub> quiescent supply current	V <sub>DD</sub> = 22 V, V <sub>SS</sub> = –22 V All switches OFF	-40°C to +85°C			90	μA
		All Switches Of T	-40°C to +125°C			115	
			25°C		840	1110	
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 22 V, $V_{SS}$ = -22 V All switches ON	–40°C to +85°C			1120	μA
			–40°C to +125°C			1125	
			25°C		15	30	
I <sub>SSQ</sub>	V <sub>SS</sub> quiescent supply current	$V_{DD}$ = 22 V, $V_{SS}$ = -22 V All switches OFF	–40°C to +85°C			45	μA
			–40°C to +125°C			65	
			25°C		680	800	
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V}$ All switches ON	–40°C to +85°C			850	μA
			-40°C to +125°C			900	

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive. (1)

(2) When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 5.10 Switching Characteristics (±20 V Dual Supply)

 $V_{DD}$  = +20 V  $\pm$  10%,  $V_{SS}$  = –20 V  $\pm$ 10%, GND = 0 V (unless otherwise noted)

Typical at $V_{DD}$ = +20 V, $V_{SS}$ = -20 V, $T_A$ = 2	25°C (unless otherwise note	d)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		2	2.5	μs
t <sub>ON</sub>	Turn-on time from control input	V <sub>S</sub> = 10 V R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	–40°C to +85°C			2.9	μs
		NL = 300 32, OL = 33 pi	–40°C to +125°C			3	μs
		1 - 10 1	25°C		1.8	2.2	μs
t <sub>OFF</sub>	Turn-off time from control input		–40°C to +85°C			2.5	μs
			–40°C to +125°C			2.8	μs
			25°C		320		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_{L} = 300 \Omega, C_{L} = 35 pF$	–40°C to +85°C	150			ns
			–40°C to +125°C	150			ns
Q <sub>INJ</sub>	Charge injection	$V_{S}$ = 0 V, $C_{L}$ = 100 pF	25°C		-3		рС
O <sub>ISO</sub>	Off-isolation		25°C		-105		dB
O <sub>ISO</sub>	Off-isolation		25°C		-76		dB
X <sub>TALK</sub>	Crosstalk		25°C		-114		dB
X <sub>TALK</sub>	Crosstalk		25°C		-105		dB
BW	–3dB Bandwidth		25°C		200		MHz
IL	Insertion loss	$ \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, \; V_{BIAS} = 0 \; V, \\ f = 1 \; MHz \end{array} $		-	-0.093		dB
ACPSRR	AC Power Supply Rejection Ratio	$\label{eq:VPP} \begin{array}{l} V_{PP} = 0.62 \ V \ \text{on} \ V_{DD} \ \text{and} \ V_{SS} \\ R_{L} = 50 \ \Omega \ , \ C_{L} = 5 \ pF, \\ f = 1 \ MHz \end{array}$	25°C		-76		dB
THD+N	Total Harmonic Distortion + Noise		25°C	(	0.0001		%
C <sub>S(OFF)</sub>	Source off capacitance to ground	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		24		pF
C <sub>D(OFF)</sub>	Drain off capacitance to ground	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		24		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance to ground	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		21		pF



## 5.11 Electrical Characteristics (+37.5 V/-12.5 V Dual Supply)

 $V_{DD}$  = +37.5 V - 10%,  $V_{SS}$  = -12.5 V -10%, GND = 0 V (unless otherwise noted)  $V_{DD}$  = +37.5 V - 10%,  $V_{SS}$  = -12.5 V,  $T_A$  = 25°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
SWITCH						
		25°C		1.1	1.35	
	V <sub>S</sub> = -7.5 V to 32.5 V	–40°C to +50°C			1.6	0
On-resistance	$I_D = -10 \text{ mA}$	–40°C to +85°C			1.8	Ω
		–40°C to +125°C			2.1	
		25°C		0.005		
On-resistance mismatch between	$V_{s} = -7.5 \text{ V}$ to 32.5 V	–40°C to +50°C			0.04	
channels	$I_{\rm D} = -10  {\rm mA}$	–40°C to +85°C			0.04	Ω
		–40°C to +125°C			0.04	
		25°C		0.006		
	$V_{c} = -7.5 \text{ V}$ to 32.5 V	–40°C to +50°C			0.05	-
On-resistance flatness	$I_D = -10 \text{ mA}$	–40°C to +85°C			0.05	Ω
		-40°C to +125°C			0.05	
On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = –10 mA	-40°C to +125°C		0.006		Ω/°C
		25°C	-0.3	0.021	0.3	
	$v_{DD} = 37.5 \text{ V}, v_{SS} = -12.5 \text{ V}$ Switch state is off	–40°C to +50°C	-0.75		0.75	nA
Source off leakage current <sup>(1)</sup>	V <sub>S</sub> = 32.5 V / –7.5 V	-40°C to +85°C	-5.5		5.5	
	V <sub>D</sub> = –7.5 V / 32.5 V	–40°C to +125°C	-45		45	
		25°C	-0.3	0.021	0.3	
		–40°C to +50°C	-0.75		0.75	nA
Drain off leakage current <sup>(1)</sup>	V <sub>S</sub> = 32.5 V / –7.5 V	-40°C to +85°C	-5.5		5.5	
	$V_{\rm D} = -7.5 \text{ V} / 32.5 \text{ V}$	–40°C to +125°C	-45		45	
		25°C	-0.85	0.02	0.85	nA
(0)	V <sub>DD</sub> = 37.5 V, V <sub>SS</sub> = -12.5 V	-40°C to +50°C	-1.05		1.05	
Channel on leakage current <sup>(2)</sup>		–40°C to +85°C	-1.3		1.3	
		–40°C to +125°C	-10		10	
		25°C		1.1		
Leakage current mismatch	V <sub>DD</sub> = 37.5 V, V <sub>SS</sub> = -12.5 V	–40°C to +50°C		2.1		
between channels <sup>(2)</sup>		–40°C to +85°C		4		pА
		–40°C to +125°C		12.1		
SUPPLY						
		25°C		45	80	
V <sub>DD</sub> quiescent supply current		–40°C to +85°C			95	μA
	All switches OFF	–40°C to +125°C			120	
		25°C		840	1110	
V <sub>DD</sub> supply current	V <sub>DD</sub> = 37.5 V, V <sub>SS</sub> = -12.5 V	–40°C to +85°C			1120	μA
	All switches ON	–40°C to +125°C			1125	- ·
		25°C		17	30	
V <sub>SS</sub> quiescent supply current	V <sub>DD</sub> = 37.5 V, V <sub>SS</sub> = -12.5 V	-40°C to +85°C			45	μA
V <sub>SS</sub> quiescent supply current	All switches OFF	-40°C to +125°C				μA
	SWITCH On-resistance On-resistance mismatch between channels On-resistance flatness On-resistance drift Source off leakage current <sup>(1)</sup> Drain off leakage current <sup>(1)</sup> Channel on leakage current <sup>(2)</sup> Leakage current mismatch between channels <sup>(2)</sup> UPPLY V <sub>DD</sub> quiescent supply current	SWITCHOn-resistance $V_S = -7.5 \vee to 32.5 \vee I_D = -10 mA$ On-resistance mismatch between channels $V_S = -7.5 \vee to 32.5 \vee I_D = -10 mA$ On-resistance flatness $V_S = -7.5 \vee to 32.5 \vee I_D = -10 mA$ On-resistance flatness $V_S = -7.5 \vee to 32.5 \vee I_D = -10 mA$ On-resistance drift $V_S = 0 \vee, I_S = -10 mA$ Source off leakage current(1) $V_{DD} = 37.5 \vee, V_{SS} = -12.5 \vee Switch state is offV_S = 32.5 \vee / -7.5 \vee V_{2S} = -12.5 \vee Switch state is offV_S = 32.5 \vee / -7.5 \vee V_{2S} = -12.5 \vee Switch state is offV_S = 32.5 \vee / -7.5 \vee V_{2S} = -12.5 \vee Switch state is onV_S = 32.5 \vee / -7.5 \vee V_{2S} = -12.5 \vee Switch state is onV_S = 32.5 \vee / 0 = -7.5 \vee V_{2S} = -12.5 \vee Switch state is onV_S = V_D = 32.5 \vee 0 - 7.5 \vee V_{2S} = -12.5 \vee Switch state is onV_S = V_D = 32.5 \vee 0 - 7.5 \vee V_{2S} = -12.5 \vee Switch state is onV_S = V_D = 32.5 \vee 0 - 7.5 \vee V_{2S} = -12.5 \vee Switch state is onV_S = V_D = 32.5 \vee 0 - 7.5 \vee V_{2S} = -12.5 \vee Switch state is onV_S = V_D = 32.5 \vee 0 - 7.5 \vee V_{2S} = -12.5 \vee Switch state is onV_S = V_D = 32.5 \vee 0 - 7.5 \vee V_{2S} = -12.5 \vee Switch state is onV_S = V_D = 32.5 \vee 0 - 7.5 \vee V_{2S} = -12.5 \vee Switch state is onV_S = V_D = 32.5 \vee 0 - 7.5 \vee V_{2S} = -12.5 \vee Switch state is onV_S = V_D = 32.5 \vee 0 - 7.5 \vee V_{2S} = -12.5 \vee AII switches OFFUPPLYV_DD = 37.5 \vee, V_{SS} = -12.5 \vee AII switches ONV_DD supply currentV_{DD} = 37.5 \vee, V_{SS} = -12.5 \vee AII switches ON$	SWITCH         25°C         40°C to +55°C           On-resistance mismatch between channels $V_S = -7.5 V to 32.5 V$ $I_D = -10 mA$ 25°C         40°C to +55°C           On-resistance mismatch between channels $V_S = -7.5 V to 32.5 V$ $I_D = -10 mA$ 25°C         40°C to +55°C           On-resistance flatness $V_S = -7.5 V to 32.5 V$ $I_D = -10 mA$ 40°C to +55°C         -40°C to +125°C           On-resistance flatness $V_S = -7.5 V to 32.5 V$ $I_D = -10 mA$ 25°C         -40°C to +125°C           On-resistance drift $V_S = 0 V, I_S = -10 mA$ -40°C to +125°C         -40°C to +125°C           Source off leakage current <sup>(1)</sup> $V_S = 0 V, I_S = -10 mA$ -40°C to +125°C         -40°C to +125°C           Switch state is off $V_S = 32.5 V / -7.5 V$ $V_D = -7.5 V / 32.5 V$ -40°C to +50°C         -40°C to +50°C           Drain off leakage current <sup>(1)</sup> $V_{DD} = 37.5 V, V_{SS} = -12.5 V$ Switch state is off $V_S = 32.5 V or -7.5 V$ 25°C         -40°C to +50°C           Channel on leakage current <sup>(2)</sup> $V_{DD} = 37.5 V, V_{SS} = -12.5 V$ Switch state is on $V_S = V_D = 32.5 V or -7.5 V$ 25°C         -40°C to +50°C           UPPLY $V_{DD} = 37.5 V, V_{SS} = -12.5 V$ All switches OFF         -40°C to +50°C         -40°C to +50°C           UPPLY $V_{DD} = 37.5 V, V_{SS} = -12.5 V$ All switches O	SWITCH $V_S = -7.5 V \text{ to } 32.5 V$ $\frac{25^\circ \text{C}}{-40^\circ \text{C} \text{ to } +85^\circ \text{C}}$ On-resistance $V_S = -7.5 V \text{ to } 32.5 V$ $\frac{26^\circ \text{C}}{-40^\circ \text{C} \text{ to } +85^\circ \text{C}}$ On-resistance mismatch between channels $V_S = -7.5 V \text{ to } 32.5 V$ $\frac{26^\circ \text{C}}{-40^\circ \text{C} \text{ to } +125^\circ \text{C}}$ On-resistance flatness $V_S = -7.5 V \text{ to } 32.5 V$ $\frac{26^\circ \text{C}}{-40^\circ \text{C} \text{ to } +125^\circ \text{C}}$ On-resistance flatness $V_S = -7.5 V \text{ to } 32.5 V$ $\frac{40^\circ \text{C} \text{ to } +50^\circ \text{C}}{-40^\circ \text{C} \text{ to } +125^\circ \text{C}}$ On-resistance flatness $V_S = -7.5 V \text{ to } 32.5 V$ $\frac{40^\circ \text{C} \text{ to } +50^\circ \text{C}}{-40^\circ \text{C} \text{ to } +125^\circ \text{C}}$ Source off leakage current <sup>(1)</sup> $V_S = 0 V, I_S = -10 \text{ mA}$ $40^\circ \text{C} \text{ to } +50^\circ \text{C}$ Source off leakage current <sup>(1)</sup> $V_S = 32.5 V / -7.5 V$ $\frac{25^\circ \text{C}}{-40^\circ \text{C} \text{ to } +125^\circ \text{C}}$ Drain off leakage current <sup>(2)</sup> $V_{DD} = 37.5 V, V_{SS} = -12.5 V$ $\frac{40^\circ \text{C} \text{ to } +50^\circ \text{C}}{-40^\circ \text{C} \text{ to } +125^\circ \text{C}}$ Channel on leakage current <sup>(2)</sup> $V_{DD} = 37.5 V, V_{SS} = -12.5 V$ $\frac{25^\circ \text{C}}{-40^\circ \text{C} \text{ to } +50^\circ \text{C}}$ Leakage current mismatch between channels <sup>(2)</sup> $V_{DD} = 37.5 V, V_{SS} = -12.5 V$ $\frac{40^\circ \text{C} \text{ to } +55^\circ \text{C}}{-40^\circ \text{C} \text{ to } +55^\circ \text{C}}$ UPPLY $V_{DD} = $	SWITCH $V_S = -7.5 V \text{ to } 32.5 V$ $b = -10 \text{ mA}$ $25^\circ \text{C}$ 1.1           -40°C to +85°C         -40°C to +85°C         -40°C to +85°C         -40°C to +85°C         -40°C to +125°C         -20°C to +10°C	SWITCH         Vs = -7.5 V to 32.5 V b = -10 mA $25^{\circ}$ C         1.1         1.35           On-resistance         Vs = -7.5 V to 32.5 V b = -10 mA $40^{\circ}$ C to +50°C         1.8           -40°C to +125°C         2.1           -40°C to +125°C         0.005           -40°C to +125°C         0.005           -40°C to +125°C         0.004           -40°C to +125°C         0.006           -40°C to +125°C         0.001           Source off leakage current(*)         Vs = 0, Vs = -12.5 V Vs = 32.5 V / 7.5 V         -40°C to +125°C         -0.05           Source off leakage current(*)         Vs = 32.5 V / 7.5 V Vs = 32.5 V / 7.5 V         -40°C to +125°C         -0.02           Drain off leakage current(*)         Vs = 37.5 V, Vs = -12.5 V Vs = 37.5 V, Vs = -12.5 V         -40°C to +125°C         -0.02           Channel on leakage current(*)<



### 5.11 Electrical Characteristics (+37.5 V/-12.5 V Dual Supply) (continued)

 $V_{DD}$  = +37.5 V - 10%,  $V_{SS}$  = -12.5 V -10%, GND = 0 V (unless otherwise noted)  $V_{DD}$  = +37.5 V - 10%,  $V_{SS}$  = -12.5 V,  $T_A$  = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>DD</sub> = 37.5 V, V <sub>SS</sub> = -12.5 V All switches ON	25°C		680	800	
I <sub>SS</sub>			–40°C to +85°C			850	μA
		-	–40°C to +125°C			900	

When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive. (1)

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating. (2)



# 5.12 Switching Characteristics (+37.5 V/-12.5 V Dual Supply)

 $V_{DD}$  = +37.5 V ± 10%,  $V_{SS}$  = -12.5 V ±10%, GND = 0 V (unless otherwise noted)  $V_{DD}$  = +37.5 V ± 10%,  $V_{cc}$  = -12.5 V T = 25°C (unless otherwise noted)

V	<sub>DD</sub> = +37.5	V ± ′	10%, '	V <sub>SS</sub> = –	·12.5 \	V, T <sub>A</sub> =	25°C	(unless	otherwise no	ted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		2.1	3	μs
t <sub>ON</sub>	Turn-on time from control input	V <sub>S</sub> = 10 V R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	-40°C to +85°C			3.5	μs
		NL = 300 32, OL = 33 pi	-40°C to +125°C			4	μs
		$V_{S}$ = 10 V R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	25°C		1.74	2	μs
t <sub>OFF</sub>	Turn-off time from control input		-40°C to +85°C			2.1	μs
			-40°C to +125°C			2.5	μs
			25°C		350		ns
t <sub>BBM</sub>	Break-before-make time delay	V <sub>S</sub> = 10 V, R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	-40°C to +85°C	310			ns
		11 <u>[</u> = 500 <u>22</u> , 0 <u>[</u> = 55 pi	-40°C to +125°C	300			ns
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 12.5 V, C <sub>L</sub> = 100 pF	25°C		6.5		рС
O <sub>ISO</sub>	Off-isolation		25°C		-105		dB
O <sub>ISO</sub>	Off-isolation	$R_L$ = 50 Ω , $C_L$ = 5 pF V <sub>S</sub> = 200 mV <sub>RMS</sub> ,VBIAS = 12.5 V, f = 1 MHz	25°C		-75		dB
X <sub>TALK</sub>	Crosstalk	$R_L$ = 50 Ω , $C_L$ = 5 pF V <sub>S</sub> = 200 mV <sub>RMS</sub> ,VBIAS = 12.5 V, f = 100 kHz	25°C		-110		dB
X <sub>TALK</sub>	Crosstalk	$R_L$ = 50 Ω , $C_L$ = 5 pF V <sub>S</sub> = 200 mV <sub>RMS</sub> ,VBIAS = 12.5 V, f = 1MHz	25°C		-100		dB
BW	–3dB Bandwidth		25°C		200		MHz
۱ <sub>L</sub>	Insertion loss	$R_L$ = 50 Ω , $C_L$ = 5 pF V <sub>S</sub> = 200 mV <sub>RMS</sub> ,VBIAS = 12.5 V, f = 1 MHz	25°C		-0.093		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz	25°C		-80		dB
THD+N	Total Harmonic Distortion + Noise		25°C		0.0005		%
C <sub>S(OFF)</sub>	Source off capacitance to ground	V <sub>S</sub> = 12.5 V, f = 1 MHz	25°C		24		pF
C <sub>D(OFF)</sub>	Drain off capacitance to ground	V <sub>S</sub> = 12.5 V, f = 1 MHz	25°C		24		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance to ground	V <sub>S</sub> = 12.5 V, f = 1 MHz	25°C		21		pF



### 5.13 Electrical Characteristics (12 V Single Supply)

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.15	1.6	
-		V <sub>S</sub> = 3 V to 9 V	-40°C to +50°C			1.75	0
R <sub>ON</sub>	On-resistance	$I_{\rm D} = -10  {\rm mA}$	-40°C to +85°C			2	Ω
			-40°C to +125°C			2.3	
			25°C		0.005		
	On-resistance mismatch between	$V_{\rm S} = 3$ V to 9 V	-40°C to +50°C			0.05	~
ΔR <sub>ON</sub>	channels	$I_{\rm D} = -10  {\rm mA}$	-40°C to +85°C			0.05	Ω
			-40°C to +125°C			0.05	
			25°C		0.084		
P		V <sub>S</sub> = 3 V to 9 V	-40°C to +50°C			0.13	0
R <sub>ON FLAT</sub>	On-resistance flatness	$I_{\rm D} = -10  {\rm mA}$	–40°C to +85°C			0.14	Ω
			-40°C to +125°C			0.16	
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA	-40°C to +125°C		0.006		Ω/°C
		<u> </u>	25°C	-0.07	0.0035	0.07	
	Q (1)	$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Switch state is off	-40°C to +50°C	-0.16		0.16	
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	V <sub>S</sub> = 1 V / 10 V	–40°C to +85°C	-0.6		0.6	4
		V <sub>D</sub> = 10 V / 1 V	-40°C to +125°C	-12		12	
			25°C	-0.07	0.0027	0.07	
		$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Switch state is off	-40°C to +50°C	-0.16		0.16	
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	V <sub>S</sub> = 1 V / 10 V	–40°C to +85°C	-0.6		0.6	nA
		V <sub>D</sub> = 10 V / 1 V	–40°C to +125°C	-12		12	
			25°C	-0.7	0.003	0.7	
I <sub>S(ON)</sub>		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	-40°C to +50°C	-0.85		0.85	
I <sub>D(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = 1 V \text{ or } 10 V$	–40°C to +85°C	-1		1	nA
			–40°C to +125°C	-8		8	
POWER S	SUPPLY						
			25°C		30	65	
I <sub>DDQ</sub>	V <sub>DD</sub> quiescent supply current	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V All switches OFF	–40°C to +85°C			100	μA
			–40°C to +125°C			115	
			25°C		840	1110	
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V All switches ON	–40°C to +85°C			1120	μA
			-40°C to +125°C			1125	

(1) When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

(2) When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

# 5.14 Switching Characteristics (12 V Single Supply)

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Twiced at  $V_{CD}$  = +12 V,  $V_{CD}$  = 0 V, T, = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		2	2.5	μs
t <sub>ON</sub>	Turn-on time from control input	V <sub>S</sub> = 8 V R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	-40°C to +85°C			3	μs
			-40°C to +125°C			3.5	μs
			25°C		1.7	2.2	μs
t <sub>OFF</sub>	Turn-off time from control input	V <sub>S</sub> = 8 V R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	–40°C to +85°C			2.5	μs
			–40°C to +125°C			3	μs
			25°C		320		ns
t <sub>BBM</sub>	Break-before-make time delay	V <sub>S</sub> = 8 V, R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	-40°C to +85°C	160			ns
			–40°C to +125°C	160			ns
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 6 V, C <sub>L</sub> = 100 pF	25°C		4		рС
O <sub>ISO</sub>	Off-isolation	$\label{eq:RL} \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, \; VBIAS = 6 \\ V, \; f = 100 \; kHz \end{array}$	25°C		-100		dB
O <sub>ISO</sub>	Off-isolation		25°C		-70		dB
X <sub>TALK</sub>	Crosstalk		25°C		-114		dB
X <sub>TALK</sub>	Crosstalk		25°C		-105		dB
BW	-3dB Bandwidth		25°C		165		MHz
IL	Insertion loss		25°C		-0.095		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz	25°C		-78		dB
THD+N	Total Harmonic Distortion + Noise		25°C		0.0095		%
C <sub>S(OFF)</sub>	Source off capacitance to ground	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		37		pF
C <sub>D(OFF)</sub>	Drain off capacitance to ground	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		37		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance to ground	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		27		pF

# 5.15 SPI Timing Characteristics (2.7 V to 5.5 V)

 $V_{LL}$  = 2.7V - 5.5V, GND = 0 V (unless otherwise noted)

Typical at  $V_{11} = 3.3V$ ,  $T_{\Delta} = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
f <sub>CLK_SPI</sub>	SCLK Frequency		-40°C to +125°C			50	MHz
t <sub>R</sub> , t <sub>F_SPI</sub>	SPI Clock Rise and Fall Times		-40°C to +125°C			50	ns
t <sub>CLK_SPI</sub>	SCLK Period		-40°C to +125°C	20			ns
t <sub>CLK_H_SPI</sub>	SCLK High Time		–40°C to +125°C	8			ns
t <sub>CLK_L_SPI</sub>	SCLK Low Time		–40°C to +125°C	8			ns

# 5.15 SPI Timing Characteristics (2.7 V to 5.5 V) (continued)

 $V_{LL}$  = 2.7V - 5.5V, GND = 0 V (unless otherwise noted)

Typical at  $V_{LL} = 3.3V$ ,  $T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
t <sub>CSS</sub>	Set Up Time CS to SCLK		-40°C to +125°C	10			ns
t <sub>SU_SPI</sub>	Set Up Time SDI to SCLK		–40°C to +125°C	6			ns
t <sub>H_SPI</sub>	Hold Time SDI to SCLK		–40°C to +125°C	8			ns
t <sub>CSH</sub>	Hold Time SCLK to CS		–40°C to +125°C	10			ns
t <sub>CSLSDO</sub>	CS falling edge to SDO	20 pF	-40°C to +125°C			25	ns
t <sub>SDO</sub>	SCLK falling edge to SDO	20 pF	–40°C to +125°C			25	ns
t <sub>CSHSDO</sub>	CS rising edge to SDO returns to high	20 pF	-40°C to +125°C			25	ns
t <sub>CSD</sub>	CS high time between SPI commands		-40°C to +125°C	20			ns
t <sub>CSLSCLK</sub>	CS falling edge to SCLK becomes stable		-40°C to +125°C	8			ns
t <sub>CSHSCLK</sub>	CS rising edge to SCLK becomes stable		-40°C to +125°C	8			ns

# 5.16 SPI Timing Characteristics (1.8 V to 2.7 V)

 $V_{LL}$  = 1.8V - 2.7V, GND = 0 V (unless otherwise noted) Typical at  $V_{LL}$  = 1.8V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
f <sub>CLK_SPI</sub>	SCLK Frequency		–40°C to +125°C			25	MHz
t <sub>R</sub> , t <sub>F_SPI</sub>	SPI Clock Rise and Fall Times		–40°C to +125°C			25	ns
t <sub>CLK_SPI</sub>	SCLK Period		–40°C to +125°C	40			ns
t <sub>CLK_H_SPI</sub>	SCLK High Time		-40°C to +125°C	16			ns
t <sub>CLK_L_SPI</sub>	SCLK Low Time		–40°C to +125°C	16			ns
t <sub>CSS</sub>	Set Up Time CS to SCLK		–40°C to +125°C	20			ns
t <sub>SU_SPI</sub>	Set Up Time SDI to SCLK		–40°C to +125°C	12			ns
t <sub>H_SPI</sub>	Hold Time SDI to SCLK		–40°C to +125°C	18			ns
t <sub>CSH</sub>	Hold Time SCLK to CS		–40°C to +125°C	20			ns
t <sub>CSLSDO</sub>	CS falling edge to SDO	20 pF	–40°C to +125°C			50	ns
t <sub>SDO</sub>	SCLK falling edge to SDO	20 pF	–40°C to +125°C			50	ns
t <sub>CSHSDO</sub>	CS rising edge to SDO returns to high	20 pF	-40°C to +125°C			50	ns
t <sub>CSD</sub>	CS high time between SPI commands		-40°C to +125°C	40			ns
t <sub>CSLSCLK</sub>	CS falling edge to SCLK becomes stable		-40°C to +125°C	16			ns
t <sub>CSHSCLK</sub>	CS rising edge to SCLK becomes stable		–40°C to +125°C	16			ns



### 5.17 Timing Diagrams




Figure 5-1. SPI Timing Diagram





Figure 5-2. SCLK and /CS Timing Relationship



# 5.18 Typical Characteristics


at T<sub>A</sub> = 25°C (unless otherwise noted)





# 5.18 Typical Characteristics (continued)

at T<sub>A</sub> = 25°C (unless otherwise noted)






**ADVANCE INFORMATION** 

# 5.18 Typical Characteristics (continued)


at T<sub>A</sub> = 25°C (unless otherwise noted)





# 5.18 Typical Characteristics (continued)


at T<sub>A</sub> = 25°C (unless otherwise noted)





# 5.18 Typical Characteristics (continued)

at T<sub>A</sub> = 25°C (unless otherwise noted)





## **6** Parameter Measurement Information

### 6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. Figure 6-1 shows the measurement setup used to measure  $R_{ON}$ . Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :




Figure 6-1. On-Resistance Measurement Setup

## 6.2 Off-Leakage Current


There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

Figure 6-2 shows the setup used to measure both off-leakage currents.







### 6.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement. Figure 6-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




Figure 6-3. On-Leakage Measurement Setup

## 6.4 $t_{\text{ON}}$ and $t_{\text{OFF}}$ Time

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-4 shows the setup used to measure turn-on time, denoted by the symbol  $t_{ON}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-4 shows the setup used to measure turn-off time, denoted by the symbol  $t_{OFF}$ .




Figure 6-4. Turn-On and Turn-Off Time Measurement Setup



### 6.5 Break-Before-Make

The TMUXS7614D has break-before-make delay which allows the device to be used in cross-point switching application. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 6-5 shows the setup used to measure break-before-make delay, denoted by the symbol t<sub>OPEN(BBM)</sub>.




Figure 6-5. Break-Before-Make Delay Measurement Setup

## 6.6 Charge Injection

The TMUXS7614D devices have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_C$ . Figure 6-6 shows the setup used to measure charge injection from source (Sx) to drain (Dx).




Figure 6-6. Charge-Injection Measurement Setup

## 6.7 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance,  $Z_0$ , for the measurement is 50 $\Omega$ . Figure 6-7 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




Figure 6-7. Off Isolation Measurement Setup

# 6.8 Channel-to-Channel Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (Dx) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. The characteristic impedance,  $Z_0$ , for the measurement is 50 $\Omega$ . Figure 6-8 shows the setup used to measure, and the equation used to compute crosstalk.




Figure 6-8. Channel-to-Channel Crosstalk Measurement Setup

## 6.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance,  $Z_0$ , for the measurement is 50 $\Omega$ . Figure 6-9 shows the setup used to measure bandwidth.






Figure 6-9. Bandwidth Measurement Setup

$$Bandwidth = 20 \times Log\left(\frac{Vout}{V_S}\right)$$
(1)

### 6.10 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




Figure 6-10. THD + N Measurement Setup




# 7 Detailed Description

## 7.1 Overview

The TMUXS7614D is a 1:1 (SPST), 8-channel switch. This device has eight independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the SPI registers. This device works well with dual supplies, a single supply, or asymmetric supplies such as  $V_{DD} = 37.5V$ ,  $V_{SS} = -12V$ .

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Bidirectional Operation

The TMUXS7614D conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

### 7.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUXS7614D ranges from  $V_{SS}$  to  $V_{DD}$ .

### 7.3.3 1.8V Logic Compatible Inputs

The TMUXS7614D has 1.8V logic compatible control for all logic control inputs. 1.8V logic level inputs allows the TMUXS7614D to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. Additionally, VL supports 1.8V - 5.5V, and SDO is based on VL. So no additional translator is needed to support SPI readback. For more information on 1.8V logic implementations, refer to *Simplifying Design with 1.8V logic Muxes and Switches*.

### 7.3.4 Flat On-Resistance

The TMUXS7614D is designed with a special switch architecture to produce ultra-flat on-resistance (RON) across most of the switch input operating region. The flat RON response allows the device to be used in precision applications since the RON is controlled regardless of the signals sampled. The architecture is implemented without a charge pump so no unwanted noise is produced from the device to affect sampling accuracy.

This architecture also ensures that RON stays the same regardless of the supply voltage. The flattest onresistance region extends from VSS to roughly 5V below VDD. The on-resistance will exponentially increase when the signal is within 5V of VDD, which may impact the desired signal transmission.

### 7.3.5 Power-Up Sequence Free

The TMUXS7614D supports any power up sequencing. With the three supply rails (VDD, VSS, and VL), any rail can be powered on first. Similarly when powering down, the supply rails can be powered down in any order.



# 7.4 SPI Operation

TMUXS7614D is SPI controlled with eight SPST switches and has SPI error detection features. SPI data input on SDI is sampled on the positive edge of SCLK, but SPI output data on SDO gets shifted out on the negative edge of SCLK. TMUXS7614D is compatible with SPI modes 0 and 3. While in the default mode, address mode, TMUXS7614D registers are accessed with 16-bit SPI commands sent while CS is pulled low. Burst Mode and Daisy Chain Mode are other modes that TMUXS7614D can operate within. The following is a list of error detection features offered:

- 1. Address R/W Error Flag
- 2. SCLK Count Error Flag
- 3. CRC (Cyclic Redundancy Check) Enable and Error Flag
- 4. Clearing Error Flags

TMUXS7614D SPI pins include SDI, SDO, SCLK and  $\overline{CS}$ .

### 7.4.1 Address Mode

The default state of TMUXS7614D is address mode. While in address mode the SPI frame expects the following sequence:

- 1.  $\overline{\text{CS}}$  is pulled low
- 2. Default of 16 SCLK cycles (or 24 SCLK cycles if CRC is enabled), 16-bit command (1 R/W bit, 7 address bits, followed by an 8-bit data)
- 3.  $\overline{\text{CS}}$  is pulled high

When the first bit of command is a 0 it indicates a write is being performed or when the first bit is a 1 it indicates a read is being performed. The next 7 bits following are for the target register address. The target register is determined during the 8th SCLK cycle. The last 8 bits are written to the targeted register on the 16th SCLK cycle, or they are ignored when performing a read. While performing a read the last 8 bits on SDI are ignored since SDO will output the addressed register state during these last 8 SCLK cycles. During the first eight bits of any command SPI sends out 8 alignment bits "0x25" on SDO.

## 7.4.2 Burst Mode

TMUXS7614D enters burst mode through a write to the burst mode enable bit in the BURST\_EN register found in the Register Map. Burst mode grants the ability to send numerous SPI commands consecutively without deasserting the  $\overline{CS}$  pin. While in burst mode the operation is in 16-bit frames by default or with CRC enabled 24-bit frames. The SDO pin aligns with the same response expected while in address mode- for reads SDO returns read-back values, and for writes SDO outputs 0x2500. The SCLK error behaves in a different manner to address mode. If the SCLK count is not a multiple of 16 or 24 then the SCLK error flag asserts. CRC and read/write invalid errors operate while in burst mode similarly to operation in address mode.

## 7.4.3 Daisy Chain Mode

Multiple TMUXS7614D can be chained together to operate similarly to a shift register. All SPI pins are shared across all devices in the chain, but the SDO pin is connected to the SDI of the next device in the chain. Daisy chain mode is entered by sending the command "0x2500". When multiple devices are configured in hardware to be in daisy chain mode the first command sent is expected to be the daisy chain mode entry command. As the first device is entering daisy chain mode it is simultaneously sending out "0x2500" to enter the next device into daisy chain mode. Once the series of devices is in daisy chain mode the CS pin will need to be pulled low to send switch state commands.

The SDO pin acts as an eight cycle delayed SDI of the same device. After all devices in the chain have received a switch state command and the CS pin is pulled high- each device will enter the switch states that were assigned to it. While in daisy chain mode all commands will only target the switch state registers so configuration registers will be unavailable. To leave daisy chain mode a power cycle will be necessary.



### 7.4.4 Error Detection

TMUXS7614D has robust SPI communication protocol error detection features that are covered in the following sections.

#### 7.4.4.1 Address R/W Error Flag

When an invalid register address is the target for a read or write- an error is detected on the rising edge of the 9th SCLK cycle and asserts an error flag. Invalid registers include: writing to a read only register or a nonexistent register is targeted for either a read or a write. This is a default setting and can be configured through the R/W error enable bit in the ERR\_CONFIG register.

#### 7.4.4.2 SCLK Count Error Flag

The SCLK count error flag asserts when an incorrect number of SCLK cycles are sent to the device. In address mode the expected SCLK cycles is 16 and with CRC enabled the expected count is 24. If less than 16 (address mode) or 24 (with CRC enabled) are received then the device prevents writes to the register map. If there are more cycles than expected the write still occurs; however, an SCLK count error flag asserts. SCLK count error is enabled by default and can be configured through the SCLK count error enable bit in the ERR CONFIG register.

#### 7.4.4.3 CRC (Cyclic Redundancy Check) Enable and Error Flag

CRC is disabled by default and can be enabled through the CRC\_ERR\_EN bit in the ERR\_CONFIG register. When CRC is enabled the expected SCLK cycles change from 16 to 24. The additional 8 cycles are the CRC byte that is calculated by the device from the initial 16-bits of data (R/W bit, register address [6:0], and the register data [7:0]). Writes occur on the rising edge of the 24th SCLK rising edge. The CRC polynomial used is  $x^8+x^2+x^1+1$  using a value of 0 as the seed.

The CRC byte, during a SPI write, is provided by the central processing unit or microcontroller. This byte is checked before the 24th SCLK rising edge by the SPI block to confirm the CRC byte aligns with the first 16 bits received. If the CRC byte is incorrect then the register write is blocked and the CRC error flag asserts. TMUXS7614D provides the CRC byte through SDO during a SPI read.

#### 7.4.4.4 Clearing Error Flags

To clear out the error flag register the 16-bit command 0x6CA9 must be sent to TMUXS7614D. With CRC enabled, the correct CRC byte must be provided for the error clear command to execute. On either the  $16^{th}$  or  $24^{th}$  SCLK rising edge ( $24^{th}$  for CRC enabled) the error flag register is cleared. 0x6CA9 does not trigger the R/W address error flag.

### 7.4.5 Software Reset

While in address mode, a software reset can be performed by writing the two following commands consecutively to the register 0x0B:


- 1. 0xA3
- 2. 0x05

The register values reset to default after performing a software reset.

### 7.5 Device Functional Modes

The TMUXS7614D has eight independently selectable single-pole, single-throw switches that are turned-on or turned-off through the SPI interface. This device can operate without any external components. This is because 0.1µF decoupling capacitors are integrated into the device for VDD, VSS, and VL.

The SPI interface features error detection, support daisy chain with multiple devices, and SPI modes 0 and 3. Additionally, the SCLK can operate at speeds up to 50MHz for SPI logic levels 2.7V to 5.5V.





# 7.6 Register Map

	Table 7-1.										
Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	Permission
0x01	SW_DAT A	SW8_EN	SW7_EN	SW6_EN	SW5_EN	SW4_EN	SW3_EN	SW2_EN	SW1_EN	0x00	R/W
0x02	ERR_CO NFIG	Reserved					RW_ERR _EN	SCLK_E RR_EN	CRC_ER R_EN	0x06	R/W
0x03	ERR_FL AGS	Reserved					RW_ERR _FLAG	SCLK_E RR_FLA G	CRC_ER R_FLAG	0x00	R
0x05	BURST_ EN	Reserved	Reserved BURST_ MODE_E N								R/W
0x0B	SOFT_R ESETB	SOFT_RE	SETB						1	0x00	R/W

**ADVANCE INFORMATION** 



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


### 8.1 Application Information

The TMUXS7614D is part of the precision switches and multiplexers family of devices. These devices operate with dual supplies ( $\pm 4.5V$  to  $\pm 25V$ ), a single supply (4.5V to 42V), or asymmetric supplies (such as V<sub>DD</sub> = 12V, V<sub>SS</sub> = -5V), and offer true rail-to-rail input and output. The TMUXS7614D offers low R<sub>ON</sub>, low on and off leakage currents and ultra-low charge injection performance. These features make the TMUXS7614D a family of precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

### 8.2 Typical Application

The implementation of a parametric measurement unit (PMU) in the semiconductor automatic test equipment (ATE) application is one example of precision performance to take advantage of.

In automated test equipment (ATE) systems, the parametric measurement unit (PMU) is tasked to measure device (DUT) parametric information in terms of voltage and current. When measuring voltage, current is applied at the DUT pin, and the current range can be adjusted by changing the value of the internal sense resistor. Sometimes there is a need, depending on the DUT, to use even higher testing current than natively supported by the system. A 4 channel SPST switch can be used with an external higher current amplifier and resistor to achieve the flexibility. The PMU operating voltage is typically in mid voltage (up to 20V). An appropriate switch like the TMUXS7614D with a low leakage current (0.013 nA typical) works well in these applications because of it's minimal impact on measurement accuracy, and the low R<sub>ON</sub> and flat R<sub>ON\_FLATNESS</sub> offered allows the current range to be controlled more precisely. Figure 8-1 shows simplified diagram of such implementations in memory and semiconductor test equipment.



Internal Sense Resistor

External Sense Resistor

Figure 8-1. High Current Range Selection Using External Resistor

### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1.

PARAMETERS	VALUES								
Supply (V <sub>DD</sub> )	20V								
Supply (V <sub>SS</sub> )	-10V								
Input / Output signal range	–10V to 20V (Rail-to-Rail)								
Control logic thresholds	1.8V compatible								


Table 8-1. Design Parameters

### 8.2.2 Detailed Design Procedure

Figure 10-1 demonstrates how the TMUXS7614D can be used in semiconductor test equipment for high-precision, high-voltage, multi-channel measurement applications. The TMUXS7614D can support 1.8V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUXS7614D can operate without any external components except for the supply decoupling capacitors. The select pins have an internal pull-down resistor to prevent floating input logic. All inputs to the switch must fall within the recommend operating conditions of the TMUXS7614D including signal range and continuous current. For this design with a positive supply of 20V on  $V_{DD}$  and negative supply of -10V on  $V_{SS}$ , the signal range can be 20V to -10V. The maximum continuous current ( $I_{DC}$ ) can be up to 330mA as shown in the *Recommended Operating Conditions* table for wide-range current measurement.

### 8.2.3 Application Curve

The TMUXS7614D have excellent charge injection performance and ultra-low leakage current, making them an excellent choice for minimizing sampling errors for the sample and hold application.






Figure 8-2. Charge Injection vs. Source Voltage

Figure 8-3. On-Leakage vs. Source or Drain Voltage

## 8.3 Thermal Considerations

For analog switches in many applications, several 100mA of current needs to be supported through the switch (from source to drain, or NO/NC to COM). Many devices already have a maximum current specified based on ambient temperature, but if a device specifies with junction temperature or you want to calculate for your specific use case (temperature, supply voltage, channels in parallel) you can use the following equations and scheme.

There are mainly 2 limitations to this maximum current:

1. Inherent metal limitations of the device



#### 2. Thermal self-heating limitations

To calculate maximum current for your specific setup you need the following information:

- T<sub>A</sub> = maximum ambient temperature
- $R_{\Theta JA}$  = package thermal coefficients
- R<sub>ON</sub> = on resistance
- n = number of channels in parallel
- · Limitations on maximum current based on junction temperature from the datasheet

Below is an example using TMUXS7614D specifications:

Device maximum T<sub>J</sub>=150°C

R<sub>OJA</sub>=53.5 °C/W

While operating with 4 channels in parallel at  $\pm 15V$ , we can assume  $R_{ON} = 1.8\Omega$  by taking the maximum specified value at  $T_A = 105^{\circ}C$ . We will use  $T_J = 125^{\circ}C$ . Using the following equation we can calculate the maximum thermal limitation.

$$I = \sqrt{\frac{T_J - T_A}{R_{\theta JA} \times R_{ON} \times n}}$$
(2)

The current calculated from this example is 0.227A, but due to the inherent metal limitation we must take the lower of the value calculated and the value provided in the maximum current table based on  $T_J$  in the datasheet which is 0.143A in this case. This means that we can only pass a maximum of 0.143A through each of the 4 channels in parallel.

Similarly you can calculate the  $T_J$  and total power dissipated in these examples with the following equations. Note there will be some small power dissipated from the supply current consumption of the device, which is ignored here.

$$T_J = R_{\theta JA} \times I^2 \times R_{ON} \times n + T_A \tag{3}$$

$$P_{total} = \frac{T_J - T_A}{R_{\theta JA}} \tag{4}$$

Pulse current can be calculated the same way, but using the duty cycle, d. Typically, pulse current is specified at a 10% duty cycle; however, do not exceed the maximum current provided in the pulse current table even with a shorter duty cycle.

$$I = \frac{1}{d} \sqrt{\frac{T_J - T_A}{R_{\theta JA} \times R_{ON} \times n}}$$
(5)

$$T_{I} = R_{\theta IA} \times (d \times I)^{2} \times R_{ON} \times n + T_{A}$$
(6)



### 8.4 Power Supply Recommendations

The TMUXS7614D device operates across a wide supply range of ±4.5V to ±25V (4.5V to 42V in single-supply mode). The device also perform well with asymmetrical supplies such as  $V_{DD}$  = 12V and  $V_{SS}$  = -5V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. TMUXS7614D integrates supply decoupling capacitors so external supply decoupling capacitors at both the  $V_{DD}$ ,  $V_L$ ,  $V_{SS}$  pins to ground are unnecessary. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

### 8.5 Layout

#### 8.5.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight; therefore, some traces must turn corners. Figure 8-4 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 8-4. Trace Example


Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points; through-hole pins are not recommended at high frequencies.


Some key considerations are as follows:

- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
  possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.



#### 8.5.2 Layout Example







# 9 Device and Documentation Support

### 9.1 Documentation Support

### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, When to Replace a Relay with a Multiplexer application brief
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Sample and Hold Glitch Reduction for Precision Outputs Reference Design reference guide
- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application note
- Texas Instruments, QFN/SON PCB Attachment application note

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## **10 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### 

DATE	REVISION	NOTES
June 2024	*	Advanced Information Initial Release


**ADVANCE INFORMATION** 



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 11.1 Tape and Reel Information





#### TMUXS7614D SCDS453A – JUNE 2024 – REVISED JULY 2024

Length (mm)


470

Width (mm)

380

Height (mm)

31.8



**ZEM0030A** 






**PACKAGE OUTLINE** 

#### FCLGA - 1.07 mm max height

LAND GRID ARRAY



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.




**ZEM0030A** 

# **EXAMPLE BOARD LAYOUT**

#### FCLGA - 1.07 mm max height

LAND GRID ARRAY



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




**ZEM0030A** 



# **EXAMPLE STENCIL DESIGN**

#### FCLGA - 1.07 mm max height

LAND GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTMUXS7614DZEMR	ACTIVE	FCLGA	ZEM	30	3000	TBD	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated