







BQ41Z50 SLUSFB5 – JUNE 2024

BQ41Z50 2-Series, 3-Series, and 4-Series Cell Li-Ion Battery Pack Manager with Dynamic Z-Track™

1 Features

- Fully integrated 2-series, 3-series, and 4-series cell Li-ion, LiPO, or LiFePO₄ battery pack manager and protection
- Ultra-low power 32-bit RISC processor
- TI Dynamic Z-Track[™] algorithm
- Up to 40V tolerant power supply pins
- High side N-CH protection FET drive with configurable drive strength
- Precision analog front-end with two independent 16-bit ADCs:
 - Support for simultaneous current and voltage sampling
 - Support for up to four external thermistor measurements and an internal temperature sensor
- Primary and secondary levels of protection
 - Overvoltage and undervoltage
 - Overcurrent in charge and discharge
 - Short circuit in discharge
 - Overtemperature
 - Charge timeout
 - CHG and DSG FET drivers
- Sophisticated charge algorithms
 - JEITA
 - Adaptive charging based on cycle time, run time, and SOH
 - Cell balancing
- · Integrated cell balancing while charging or at rest
- Supports TURBO mode
- Diagnostic lifetime data monitor and black box recorder
- Optional up to three LED display support
- Supports SHA-1, SHA-2, and Elliptic Curve Cryptography (ECC) authentication
- Up to 1MHz SMBus v3.2 host communication support
- · Compact package: 32-lead WQFN (RSN)

2 Applications

- Notebooks/netbook PCs
- Tablets
- Drones
- · Handheld vacuum cleaners and vacuum robots
- Medical and test equipment
- · Portable Electronics

3 Description


The BQ41Z50 device, incorporating Dynamic Z-Track[™] technology, is a fully integrated, single-chip, pack-based solution that provides a rich array of features for gas gauging, protection, and authentication for 2-series, 3-series, and 4-series cell Li-ion, LiPO, and LiFePO₄ battery packs.

Using its integrated high-performance analog peripherals and ultra-low power 32-bit RISC processor, the BQ41Z50 device measures and maintains an accurate record of available cell capacity, voltage, current, temperature, and other critical battery parameters and reports them to the system host controller over an SMBus v3.2 compatible interface.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)		
BQ41Z50RSN	RSN (32)	4.00mm × 4.00mm		

(1) For more information, see the *Mechanical, Packaging, and Orderable* sections.



BQ41Z50 Simplified Schematic



Table of Contents

1 Features	6.20 GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7
3 Description	6.21 Elliptical Curve Cryptography (ECC)19
4 Description (continued)	6.22 SMBus Interface Timing20
5 Pin Configuration and Functions4	6.23 Typical Characteristics23
5.1 Pin Equivalent Diagrams6	7 Detailed Description26
6 Specifications11	7.1 Overview
6.1 Absolute Maximum Ratings11	7.2 Functional Block Diagram26
6.2 ESD Ratings11	7.3 Feature Description27
6.3 Recommended Operating Conditions11	7.4 Device Functional Modes30
6.4 Thermal Information12	8 Applications and Implementation30
6.5 Supply Current13	8.1 Application Information31
6.6 Power Supply Control13	8.2 Typical Applications31
6.7 Current Wake Detector14	8.3 Power Supply Recommendations42
6.8 VC0, VC1, VC2, VC3, VC4, PACK14	8.4 Layout43
6.9 SMBD, SMBC14	9 Device and Documentation Support48
6.10 PRES/SHUTDN, DISP	9.1 Third-Party Products Disclaimer48
6.11 ALERT15	9.2 Documentation Support48
6.12 Coulomb Counter Digital Filter (CC1)15	9.3 Receiving Notification of Documentation Updates48
6.13 ADC Digital Filter	9.4 Support Resources48
6.14 CHG, DSG High-side NFET Drivers16	9.5 Trademarks48
6.15 Precharge (PCHG) FET Drive17	9.6 Electrostatic Discharge Caution48
6.16 FUSE Drive17	9.7 Glossary48
6.17 Internal Temperature Sensor	10 Revision History48
6.18 TS1, TS2, TS3, TS4	11 Mechanical, Packaging, and Orderable
6.19 Flash Memory	Information
5.15 ·	



4 Description (continued)

The BQ41Z50 device utilizes Dynamic Z-Track™ technology to report highly accurate state of charge even under dynamic loading conditions. This technology also improves the accuracy of TURBO mode by providing the available max power and max current to the host system.

The BQ41Z50 device provides an array of battery safety functions including overvoltage, overtemperature, overcurrent in discharge, overcurrent in charge, and short circuit in discharge protections. System safety functions incorporate FET protection for the N-CH FETs and cell disconnection detection. The device firmware provides software-based 1st- and 2nd-level safety protection against overvoltage, undervoltage, overcurrent, short circuit current overtemperature conditions. Pack- and cell-related faults are also handled by firmware-based protections.

Additional BQ41Z50 features:

- Extensive array of programmable protection
- Four GPIOs that can be configured to control a 3-segment LED display or as general-purpose push-pull I/O pins capable of 5.5V maximum pull-up voltage

- Two GPIOs that can be general-purpose push-pull I/O with one that can be a PWM output
- One GPIO that can be general-purpose open drain I/O
- Integrated secondary chemical fuse I/O
- Cell balancing support up to 25mA bypass per cell
- Elliptical curve cryptography (ECC) authentication for robust battery pack security:
 - Eliminates the need for a shared key on host-side controller
 - 233-bit private key stored in secure memory (no access from program flash)
 - Integrated hardware accelerator for faster authentication process
- SHA-1 and SHA-2 authentication support



5 Pin Configuration and Functions




Figure 5-1. RSN Package 32-Pin VQFN with Exposed Thermal Pad Top View

Table 5-1. Pin Functions

PIN		TYPE(1)	DESCRIPTION		
NAME NO.		ITPE	DESCRIPTION		
SMBD	1	I/O	SMBus data pin		
SMBC	2	I/O	SMBus clock pin		
LEDCNTLA/GPIO4	3	I/O	LED display segment that drives the external LEDs via an internal current sink depending on the firmware configuration. Alternatively, this pin is push-pull and can be configured as a general-purpose digital input with or without INT or general-purpose digital output pin. If this pin is not used, it can be left floating or connected to VSS through a $20k\Omega$ resistor.		
LEDCNTLB/GPIO5	4	I/O	LED display segment that drives the external LEDs via an internal current sink depending on the firmware configuration. Alternatively, this pin is push-pull and can be configured as a general-purpose digital input with or without INT or general-purpose digital output pin. If this pin is not used, it can be left floating or connected to VSS through a $20k\Omega$ resistor.		
ALERT	5	0	Alert digital signal output from digital core to signal interrupt detection		
GPIO3	6	I/O	Multifunction open drain pin, general-purpose digital input with or without INT, or general-purpose digital output		
PRES/SHUTDN	7	I	Host system present input for removable battery pack or emergency system shutdown input for embedded pack		
LEDCNTLC/GPIO6	8	I/O	LED display segment that drives the external LEDs via an internal current sink depending on the firmware configuration. Alternatively, this pin is push-pull and can be configured as a general-purpose digital input with or without INT or general-purpose digital output pin. If this pin is not used, it can be left floating or connected to VSS through a $20k\Omega$ resistor.		
GPIO1	9	I/O	Multifunction push-pull pin, general-purpose digital input with or without INT, or general-purpose digital output		
GPIO2	10	I/O	Multifunction push-pull pin, general-purpose digital input with or without INT, general-purpose digital output, or PWM output		
VSS	11	Р	Device ground		

Submit Document Feedback



Table 5-1. Pin Functions (continued)

PIN			dole 5-1. Pin Functions (continued)	
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION	
FUSE	12	I/O	Fuse sense input or drive output pin. If not used, connect directly to VSS.	
PCHG	13	0	PMOS Precharge FET drive output pin. If not used, it can be left floating or connected to VSS through a $20k\Omega$ resistor.	
VCC	14	Р	Secondary power supply input	
PACK	15	Al	Pack sense input pin	
DSG	16	0	NMOS Discharge FET drive output pin, If not used, it can be left floating or connected to VSS through a $20k\Omega$ resistor.	
CHG	17	0	NMOS Charge FET drive output pin, If not used, it can be left floating or connected to VSS through a $20k\Omega$ resistor.	
BAT	18	Р	Primary power supply input pin	
VC4	19	Al	Sense voltage input pin for the fourth cell from the bottom of the stack, balance current input for the fourth cell from the bottom of the stack	
VC3	20	Al	Sense voltage input pin for the third cell from the bottom of the stack, balance current input for the third cell from the bottom of the stack, and return balance current for the fourth cell from the bottom of the stack	
VC2	21	AI	Sense voltage input pin for the second cell from the bottom of the stack, balance current input for the second cell from the bottom of the stack, and return balance current for the third cell from the bottom of the stack	
VC1	22	AI	Sense voltage input pin for the first cell from the bottom of the stack, balance current ir for the first cell from the bottom of the stack, and return balance current for the second cell from the bottom of the stack	
VC0	23	Al	Sense voltage input pin for the negative terminal of the first cell from the bottom of the stack, and return balance current for the first cell from the bottom of the stack	
SRP	24	AI	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN, where SRP is the top of the sense resistor. A charging current generates a positive voltage at SRP relative to SRN.	
SRN	25	AI	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN, where SRN is the bottom of the sense resistor. A charging current generates a positive voltage at SRP relative to SRN.	
TS1	26	Al	Temperature sensor 1 thermistor input pin. Connect to a thermistor. If not used, connect directly to VSS and configure data flash accordingly.	
TS2	27	Al	Temperature sensor 2 thermistor input pin. Connect to a thermistor. If not used, connect directly to VSS and configure data flash accordingly.	
TS3	28	Al	Temperature sensor 3 thermistor input pin. Connect to a thermistor. If not used, connect directly to VSS and configure data flash accordingly.	
TS4	29	Al	Temperature sensor 4 thermistor input pin. Connect to a thermistor. If not used, connect directly to VSS and configure data flash accordingly.	
REG18	30	Р	Internal regulator output. Requires C _{REG18} to be connected to VSS.	
REG135	31	Р	MCU power supply. Requires C _{REG135} to be connected to VSS.	
DISP/GPI07	32	I/O	Display control for LEDs. Alternatively, this pin is push-pull and can be configured as a general-purpose digital input with or without INT or general-purpose digital output pin. If this pin is not used, it can be left floating or connected to VSS through a $20k\Omega$ resistor.	

⁽¹⁾ P = Power Connection, AI = Analog Input, O = Digital Output, I = Digital Input



5.1 Pin Equivalent Diagrams




Figure 5-2. Power Supply Pins




Figure 5-3. VCx Pins

Submit Document Feedback






Figure 5-4. SMBD, SMBC Pins




Figure 5-5. PRES/SHUTDN Pin




Figure 5-6. LEDCNTLA, LEDCNTLB, LEDCNTLC, DISP Pins (LED Mode)






Figure 5-7. LEDCNTLA, LEDCNTLB, LEDCNTLC, DISP Pins (GPIO Mode)




Figure 5-8. SRN, SRP Pins




Figure 5-9. DSG, CHG Pins

Submit Document Feedback






Figure 5-10. PCHG Pin




Figure 5-11. FUSE Pin




Figure 5-12. TSx Pins






Figure 5-13. GPIO1, GPIO2 Pins




Figure 5-14. ALERT Pin




Figure 5-15. GPIO3 Pin

Submit Document Feedback



6 Specifications

6.1 Absolute Maximum Ratings

Over-operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
Supply voltage range, V _{CC}	BAT, VCC	-0.3	40	V	
	PACK	-0.3 40 -0.3 40 -0.3 6 -0.3 6 -0.3 V _{REG18} + 0.3 -0.3 V _{REG18} + 0	40		
	SMBC, SMBD, PRES/SHUTDN, ALERT, GPIO3	-0.3	6		
	LEDCNTLA/GPIO4, LEDCNTLB/GPIO5, LEDCNTLC/GPIO6, DISP/GPIO7	-0.3	6		
	TS1, TS2, TS3, TS4	-0.3	V _{REG18} + 0.3		
PACK SMBC, SMBD, PRES/SHUTDN, ALERT, GPIO LEDCNTLA/GPIO4, LEDCNTLB/GPIO5, LEDC GPIO7	GPIO1, GPIO2	-0.3	V _{REG18} + 0.3		
	SRP, SRN	-0.3	2		
Input voltage range, V _{IN}	VC4		VC3 + 8.5, or 40	V	
	VC3		VC2 + 8.5, or 40		
Vcc PACK SMBC, S LEDCNT GPIO7 TS1, TS GPIO1, SRP, SF VC4 VC3 VC2 VC1 VC0 Output voltage range, Vout VREG18 Functional ambient temperature, T Storage temperature, T Storage temperature, T STG	VC2		VC1 + 8.5, or 40		
	VC1		VSS + 8.5, or 40		
	BAT, VCC -0.3 40 PACK -0.3 40 SMBC, SMBD, PRES/SHUTDN, ALERT, GPIO3 -0.3 6 LEDCNTLA/GPIO4, LEDCNTLB/GPIO5, LEDCNTLC/GPIO6, DISP/GPIO7 TS1, TS2, TS3, TS4 -0.3 V _{REG18} + 0. GPIO1, GPIO2 -0.3 V _{REG18} + 0. SRP, SRN -0.3 2 VC4 VC3 -0.3, or -0.03 VC2 + 8.5, or -0.03 VC2 -0.3, or -0.03 VC1 + 8.5, or -0.03 VC1 -0.3, or -0.03 5 CHG, DSG, PCHG -0.3 40 FUSE -0.3 Minimum of E or 28 REG18 -0.3 2 Perature, T _F -40 105 STG	5			
Output voltage range	CHG, DSG, PCHG	-0.3	40		
	FUSE	-0.3	40 6 6 V _{REG18} + 0.3 V _{REG18} + 0.3 2 Or VC3 + 8.5, or 40 Or VC2 + 8.5, or 40 Or VC1 + 8.5, or 40 Or VSS + 8.5, or 40 Minimum of BAT or 28 2 105 150	V	
V _{REG18}	REG18	-0.3	2	V	
Functional ambient temp	erature, T _F	-40	105	°C	
Storage temperature, T _S	TG	-65	150	°C	
Lead temperature (solde	ring, 10 s), T _{SOLDER}		300	°C	

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	\ \
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

,			MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	BAT pin, I _{REG18} ≤ 22mA	V _{SWITCH} OVER		28	V
		VCC pin	5		28	
V _{SHUTDOWN} _	Shutdown voltage	V _{PACK} < V _{SHUTDOWN} –	1.8	2.0	2.2	V
V _{SHUTDOWN+}	Start-up voltage	V _{PACK} > V _{SHUTDOWN} + V _{HYS}	2.05	2.25	2.45	V



6.3 Recommended Operating Conditions (continued)

Typical values stated where T_A = 25°C and V_{BAT} = 14.4V, Min/Max values stated where T_A = -40°C to 85°C and V_{BAT} = 3.0V to 28V (unless otherwise noted)

			MIN	NOM	MAX	UNIT	
V _{HYS}	Shutdown voltage hysteresis	V _{SHUTDOWN+} - V _{SHUTDOWN-}		250		mV	
		PACK	0		28		
		FUSE	0		12		
		SMBC, SMBD, PRES/SHUTDN, ALERT, GPIO3	0		5.5		
		LEDCNTLA/GPIO4, LEDCNTLB/GPIO5, LEDCNTLC/GPIO6, DISP/GPIO7	0		5.5		
		TS1, TS2, TS3, TS4	0	,	V _{REG18} + 0.3		
		GPIO1, GPIO2			V _{REG18}		
V _{IN}	Input voltage range	SRP, SRN	-0.25		0.5	V	
		VC4	V _{VC3} – 0.2		V _{VC3} + 5		
		VC3	V _{VC2} - 0.2		V _{VC2} + 5		
		VC2	V _{VC1} - 0.2		V _{VC1} + 5		
		VC1	V _{VC0} - 0.2		V _{VC0} + 5		
		VC0	- 0.2		0.5		
V _{OUT}	Output voltage range	CHG, DSG, PCHG	0		28	V	
C _{BAT} ⁽¹⁾	BAT external capacitor	Derated to 2.2V, 50V capacitor	0.47	1		μF	
C _{VCC} (1)	VCC external capacitor	Derated to 2.2V, 50V capacitor	0.47	1		μF	
C _{REG18} (1)	1.8 V LDO external capacitor	Derated to 1.8V, 10V capacitor	0.47	1	2.2	μF	
C _{REG135} (1)	1.35 V LDO external capacitor	Derated to 1.35V, 10V capacitor	0.47	1	2.2	μF	
R _{RACK} (1)	PACK series external resistor	For lowest startup voltage	8	10	12	kΩ	
I _{SS} ⁽¹⁾	Maximum current through Vss pin	Includes LDOs, GPIO and Cell balancing			200	mA	
T _{OPR}	Operating temperature	Operating ambient temperature	-40		85	°C	

(1) Specified by design. Not production tested.

6.4 Thermal Information

		BQ41Z50	
	JC(top) Junction-to-case(top) thermal resistance	RSN (QFN)	UNIT
		32 PINS	
R _{0JA, High K}	Junction-to-ambient thermal resistance	39.2	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	25.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	12.7	°C/W
ΨЈΤ	Junction-to-top characterization parameter	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	12.7	°C/W



		BQ41Z50	
	THERMAL METRIC ⁽¹⁾	RSN (QFN)	UNIT
		32 PINS	
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	3.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Supply Current

Typical values stated where $T_A = 25^{\circ}\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)⁽¹⁾

PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{ACTIVE} (2)	ACTIVE mode	No Flash write		190		μΑ
I _{SLEEP} (3)	SLEEP mode	No SBS communication		72		μΑ
I _{SHUTDOWN}	SHUTDOWN mode			1.4		μΑ

- (1) Specified by design. Not production tested.
- (2) Assuming device is running typical firmware settings under NORMAL mode, which manges CPU and ADC/CC duty cycle to <4%
- (3) Assuming device is running typical firmware settings under SLEEP mode, which manges CPU and CC duty cycle to <1%

6.6 Power Supply Control

Typical values stated where T_A = 25°C and V_{BAT} = 14.4V, Min/Max values stated where T_A = -40°C to 85°C and V_{BAT} = 3.0V to 28V (unless otherwise noted)

,	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Select	or					
V _{STARTUP}	Startup Voltage at PACK	V _{PACK} > V _{STARTUP} for 1ms	3.5	4.5	5.5	V
V _{SWITCHOVER}	BAT to VCC switchover voltage	V _{BAT} < V _{SWITCHOVER} -	2.5	2.75	3.0	V
V _{SWITCHOVER} +	VCC to BAT switchover voltage	V _{BAT} > V _{SWITCHOVER} + V _{HYS}	3.4	3.85	4.15	V
V _{HYS}	Switchover hysteresis voltage	V _{SWITCHOVER+ -} V _{SWITCHOVER-}		1.05		V
T _{SD_ALERT+}	Thermal shutdown alert temperature rising			120	135	°C
T _{SD_ALERT}	Thermal shutdown alert temperature falling	Exit from RESET, REG135 enabled	100	102		°C
T _{SD+}	Thermal shutdown temperature rising			140	148	°C
T _{SD}	Thermal shutdown temperature falling	REG18 Enabled	122	130		°C
	Input laglage gurrent	BAT pin, BAT = 0V, VCC = 25V, PACK = 25V			1	
I _{LKG}	Input leakage current	PACK pin, BAT = 25V, VCC = 0V, PACK = 0V			1	μΑ
R _{PACK_PD}	Internal pull-down resistance	PACK pin	30	40	50	kΩ
Power On Re	set					
V _{REG18POR} -	Negative-going V _{REG18} Output POR voltage	V _{REG18}	1.5	1.55	1.60	V
V _{HYS}	Power on reset hysteresis		65	85	110	mV
t _{RST_POR} (1)	Power on reset time: From application of valid input voltage to release of POR for the MCU			2.5	4.0	ms
t _{RST_EXE} (1)	Power on reset time: From application of valid input voltage to CPU ready to execute flash code	Not including CRC of flash array performed by ROM		5	10	ms

Product Folder Links: BQ41Z50

(1) Specified by design. Not production tested



6.7 Current Wake Detector

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

PAR	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
				±0.625		
V _{WAKE} (1)	Wake voltage	heshold based on V _{SRP} - V _{SRN}		±1.25		mV
VWAKE (1)	threshold			±2.5		1117
				±5.0		

(1) The current wake feature utilizes the hardware fault detection (SCOMP) module for detecting a voltage between SRP and SRN

6.8 VC0, VC1, VC2, VC3, VC4, PACK

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
V _{IN} Input voltage	Input voltago rango	VC1-VC0, VC2-VC1, VC3-VC2, VC4-VC3, VC4-PACK	-0.2	5	\/
	iliput voltage larige	VC4-VSS, VCC-VSS, PACK-VSS	-0.2	30	
I _{LKG} (1)	· o = = =par ioanago	No active ADC measurement, No Cell balancing activity.		0.5	μA

(1) The current should be limited using external series resistors for each VCn input

6.9 SMBD, SMBC

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SMBus					•	
.,	Nominal Bus Voltage	SMBD, SMBC	1.8		5	V
V _{BUS}	Operating Bus Voltage	SMBD, SMBC	1.62		5.5	V
V _{IH}	Input voltage high	SMBD, SMBC	1.35		V_{BUS}	V
V _{IL}	Input voltage low	SMBD, SMBC			0.8	V
V _{OL}	Output low voltage	SMBD, SMBC: I _{OL} = -3mA			0.4	V
t _{SP} ⁽¹⁾	Pulse width of analog glitch spikes suppressed by the input filter	SMBD, SMBC			50	ns
R _{BUS_PD}	Internal weak pull-down resistance	SMBD, SMBC, Always ON	1	3	5	МΩ
R _{PD}	Internal pull-down resistance	SMBD, SMBC	35	40	50	kΩ
C _{IN} (1)	Input capacitance	SMBD, SMBC		1.8		pF
C _B (1)	Bus capacitance per line	SMBD, SMBC			100	pF
I _{LKG} (1)	Input leakage current	SMBD, SMBC, including always on R _{BUS_PD} pull-down		0.5	2	μA

(1) Specified by design. Not production tested.



6.10 PRES/SHUTDN, DISP

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Input voltage range	Internal weak pull-up resistor disabled	-0.2		5.5	V
V _{IN}	input voltage range	Internal weak pull-up resistor enabled	-0.2	-	V _{REG18}	V
V _{IH}	High-level input voltage	PRES/SHUTDN, DISP	0.7 × V _{REG18}			V
V _{IL}	Low-level input voltage	PRES/SHUTDN, DISP			0.3 x V _{REG18}	V
V _{IOHYS} (1)	Hysteresis of Input	PRES/SHUTDN, DISP	75			mV
V _{OH}	Output voltage high	PRES/SHUTDN, DISP: I _{OH} = -1 mA	0.7 × V _{REG18}			V
V _{OL}	Output voltage low	PRES/SHUTDN, DISP: I _{OL} = 3mA			0.3 × V _{REG18}	V
R _{WKPD}	Internal weak pull- down resistance	PRES/SHUTDN, DISP	0.8	1	1.2	МΩ
R _{WKPU}	Internal weak pull-up resistance	PRES/SHUTDN, DISP	0.8	1	1.2	МΩ
C _I (1)	Input capacitance	PRES/SHUTDN, DISP		5		pF
I _{LKG} (1)	Input leakage current	PRES/SHUTDN, DISP		1	2	μA

⁽¹⁾ Specified by design. Not production tested

6.11 ALERT

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

·	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OL}	Output voltage low	ALERT: I _{OH} = 3mA			0.35	V
R _{BUS_PD}	Internal weak pull- down resistance	ALERT, Always ON	1	3	5	МΩ
R _{PD}	Internal pull-down resistance	ALERT	35	40	50	kΩ
C _I (1)	Input capacitance	ALERT		1.8		pF
I _{lkg} (1)	Input leakage current	ALERT, including always on R _{BUSPD} pull-down		0.5	2	μA

⁽¹⁾ Specified by design. Not production tested

6.12 Coulomb Counter Digital Filter (CC1)

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{CC1_CONV} (2)	CC1 conversion-time	Single conversion		1		s
B _{CC1_RSL} (1) (2) (3) (4)	Code stability	Each conversion for t _{CC1_CONV} = 1s		17.5		bits

- (1) Specified by a characterization. Not production tested
- (2) Timing accuracy is relative to F_{LFO} accuracy.
- (3) Code stability is defined as the resolution such that the data exhibits 3-sigma variation within ±1-LSB.
- (4) Input signal SRP-SRN = 50mV, DC = ±1mV, Harmonic Free Full Scale



6.13 ADC Digital Filter

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{ADC_CONV} (2)	Single conversion		2.93		ms
Resolution	No missing codes	16			bits
B _{ADC_STBL} (1)	Single conversion, t _{ADC_CONV} = 2.93ms	13.5	15		bits

- (1) Effective resolution is defined as the resolution such that the data exhibits 1-sigma variation within ±1-LSB.
- (2) Timing accuracy is relative to the F_{LFO} accuracy.

6.14 CHG, DSG High-side NFET Drivers

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{FETON}	CHG pin voltage with respect to BAT, DSG pin voltage with respect to BAT, 5V ≤ V _{BAT} ≤ 28V, V _{PACK} ≤ V _{DSG}	CHG/DSG $C_L = 10$ nF, $R_L = 10$ M Ω , $I_{LEAK} = 100$ nA	8.5	10	12	V
V _{FETON} LOB AT	CHG pin voltage with respect to BAT, DSG pin voltage with respect to BAT, VSWITCHOVER- (MAX) ≤ VBAT < 5V, VPACK ≤ VDSG	T_A = -25°C to 65°C, CHG/DSG C_L = 10nF, R_L = 10M Ω , I_{LEAK} = 100nA	3.95		12	V
V _{FETON_} LOB AT	CHG pin voltage with respect to BAT, DSG pin voltage with respect to BAT, V _{SWITCHOVER} -(MAX) ≤ V _{BAT} < 5V, V _{PACK} ≤ V _{DSG}	CHG/DSG $C_L = 10$ nF, $R_L = 10$ M Ω , $I_{LEAK} = 100$ nA	3.3		12	V
V _{CHGFETOFF}	CHG off voltage with respect to BAT	CHG/DSG C_L = 10nF, R_L = 10M Ω , steady state value			0.4	V
V _{DSGFETOFF}	DSG off voltage with respect to PACK	CHG/DSG C_L = 10nF, R_L = 10M Ω , steady state value			0.7	V
t _{FET_ON}	CHG and DSG rise time	CHG/DSG C _L = 10nF, R _L = 10M Ω , R _{GATE} = 5.1k Ω , 0V to 4V gate-source overdrive, V _{BAT} = V _{CC} \geq 3.6V		90	200	μs
	DSG fall time	$V_{\rm BAT}$ = $V_{\rm CC}$ ≥ 3.6V, DSG $C_{\rm L}$ = 10nF, $R_{\rm L}$ = 10MΩ, $R_{\rm GATE}$ = 5.1kΩ, 90% to 15% of $V_{\rm (FETON)}$		140	250	
t	D3G IAII LITTE	V_{BAT} = V_{CC} < 3.6V, DSG C_L = 10nF, R_L = 10M Ω , R_{GATE} = 5.1k Ω , 90% to 15% of $V_{(FETON)}$		140	400	IIe
t _{FET_OFF}	CHG fall time	V_{BAT} = V_{CC} ≥ 3.6V, CHG C_L = 10nF, R_L = 10M Ω , R_{GATE} = 5.1k Ω , 90% to 15% of $V_{(FETON)}$		110	160	μs
	Oi 10 Iaii tiille	V_{BAT} = V_{CC} < 3.6V, CHG C_L = 10nF, R_L = 10M Ω , R_{GATE} = 5.1k Ω , 90% to 15% of $V_{(FETON)}$		110	160	



6.15 Precharge (PCHG) FET Drive

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Output voltage,	V _{VCC} − V _{PCHG} , V _{VCC} ≥ 8V, V _{BAT} ≥ 5V	7.5	7.5 8.4		V
V _{PCHG_ON} PCHG on	$V_{VCC} - V_{PCHG}$, $5V \le V_{VCC} < 8V$, $V_{BAT} \ge 5V$, $V_{VCC} > V_{BAT}$	V _{PACK} – 1.4		V_{PACK}	V	
I _{PULLDOWN}	Current sink capability	PCHG enabled, V _{BAT} = 14.4V		50		μΑ
t _{R_PCHG} (1)	Turn-on time for PCHG PFET	V_{PCHG} from 10% to 90% $V_{(PCHG_ON)}$, $V_{BAT} \ge 8V$, C_L = 1nF, 5.1kΩ between PCHG and C_L , $10MΩ$ between precharge FET gate and source		30	110	μs
t _{F_PCHG} (1)	Turn-off time for PCHG PFET	V_{PCHG} from 90% to 10% $V_{(PCHG_ON)}$, V_{BAT} ≥ 8V, C_L = 1nF, 5.1kΩ between PCHG and C_L , $10MΩ$ between precharge FET gate and source		60	200	μs

⁽¹⁾ Specified by Design. Not production tested

6.16 FUSE Drive

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	Output voltage high (driving fuse)	V _{BAT} ≥ 8V, C _L = 10nF, 5kΩ load	6	6.5	7	V
V _{OH}	Output voltage high relative to V _{BAT} (driving fuse)	2.7V ≤ V _{BAT} < 8V, C _L = 10nF, 5kΩ load	V _{BAT} –1.5		V_{BAT}	V
R _{PD}	Internal pull-down resistance	FUSE		6		kΩ
V _{IH}	High-level input (fuse detection)	Current into device pin must be limited to maximum 2mA	2			V
V _{IL}	Low-level input (fuse detection)				0.8	V
C _{IN} (1)	Input capacitance			1.8		pF
t _{RISE} (1)	Output rise time (driving fuse)	V_{BAT} ≥ 8V, C_L = 10nF, R_{SERIES} = 100 Ω , R_{LOAD} = 51k Ω , $V_{(OH)}$ = 10% to 90% of final settled voltage		4.3		μs

⁽¹⁾ Specified by Design. Not production tested

6.17 Internal Temperature Sensor

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{TEMP} ⁽¹⁾ Internal tempera	Internal temperature conser voltage drift	ΔV _{BE} measurement	0.380	0.415	0.450	mV/°C
	Internal temperature sensor voltage drift	V _{BE} measurement		-1.92		IIIV/ C

⁽¹⁾ Specified by design. Not production tested

6.18 TS1, TS2, TS3, TS4

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VINI	TS1, TS2, TS3, TS4, V _{BIAS} = V _{REF1}	-0.2	0	.8 × V _{REF1}		
	range	TS1, TS2, TS3, TS4, V _{BIAS} = V _{REG}	-0.2	(0.8 × V _{REG}	V
R _{NTC_PU}	Internal pull-up resistance	TS1, TS2, TS3, TS4, Setting for nominal 18kΩ	14.4	18	21.6	kΩ

Product Folder Links: BQ41Z50



Typical values stated where $T_A = 25^{\circ}\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{NTC_TS4_PU}	Internal pull-up resistance for TS4	After trim is loaded	17	18	19	kΩ
RNTC_PU_DRIFT	Internal pull-up resistance change over temperature	Change over –40°C to +85°C vs value at 25°C for nominal 18k Ω	-200		200	Ω
C ₁ (1)	Input capacitance	TS1, TS2, TS3, TS4		2		pF
I _{lkg} (1)	Input leakage current	TS1, TS2, TS3, TS4		1	5	μΑ

(1) Specified by design. Not production tested

(2) The internal pull-up resistance includes only the resistance between the REG18 pin and the point where the voltage is sensed by the ADC.

6.19 Flash Memory

Typical values stated where $T_A = 25^{\circ}C$ and $V_{BAT} = 14.4V$, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and $V_{BAT} = 3.0V$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DR} (1)	Data retention		10	100		Years
	Flash programming write-cycles ⁽¹⁾		20000			Cycles
t _{FPWRUP} (2)	Flash Power Up Time			150	200	μs
t _{FPWRDOWN} (1)	Flash Power Down			6	15	μs

(1) Specified by design. Not production tested

(2) Confirmed by Characterization. Not production tested

6.20 GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7

Typical values stated where $T_A = 25^{\circ}\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
GPIO1, GPIO2							
V _{IN}	Input voltage range	GPIO1, GPIO2	-0.2		V _{REG18}	V	
V _{IH}	High-level input voltage	GPIO1, GPIO2	0.7 x V _{REG18}			V	
V_{IL}	Low-level input voltage	GPIO1, GPIO2			0.3 x V _{REG18}	V	
V _{IOHYS} (1)	Hysteresis of Input	GPIO1, GPIO2	75			mV	
V _{OH}	Output voltage high	GPIO1, GPIO2: I _{OH} = –450μA	0.85 × V _{REG18}			V	
V_{OL}	Output voltage low	GPIO1, GPIO2: I _{OH} = 1mA			0.35	V	
t _{PWMRISE}	PWM Output Rise Time	GPIO2: C _L = 100pF, Q _{tot} = 1nC, 0% to 90% of Gate Drive, PWM_SYNC = 1			6	μs	
t _{PWMFALL}	PWM Output Fall Time	GPIO2: C _L = 100pF, Q _{tot} = 1nC, 100% to 10% of Gate Drive, PWM_SYNC = 1			6	μs	
R _{PD}	Internal pull-down resistance	GPIO1, GPIO2	15	20	30	kΩ	
R _{PU}	Internal pull-up resistance	GPIO1, GPIO2	15	20	30	kΩ	
C _I (1)	Input capacitance	GPIO1, GPIO2		1.5		pF	



6.20 GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7 (continued)

Typical values stated where $T_A = 25^{\circ}\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{lkg} (1)	Input leakage current	GPIO1, GPIO2		1	2	μA
GPIO3						
V _{IN}	Input voltage range	GPIO3	-0.2		5.5	V
V _{IH}	High-level input voltage	GPIO3	0.7 x V _{REG18}			V
V _{IL}	Low-level input voltage	GPIO3			0.3 x V _{REG18}	V
V _{IOHYS} (1)	Hysteresis of Input	GPIO3	75			mV
V _{OL}	Output voltage low	GPIO3: I _{OH} = 3mA			0.35	V
R _{BUS_PD}	Internal weak pull-down resistance	GPIO3, Always ON	1	3	5	МΩ
R _{PD}	Internal pull-down resistance	GPIO3	35	40	50	kΩ
C _I (1)	Input capacitance	GPIO3		1.8		pF
I _{lkg} (1)	Input leakage current	GPIO3, including always on R _{BUS_PD} pull-down		0.5	2	μA
GPIO4, GPI	O5, GPIO6, GPIO7 (GPIO r	node enabled, LED mode disabled)				
M	Input voltage range	Internal weak pull-up disabled	-0.2		5.5	V
V _{IN}	iliput voltage range	Internal weak pull-up enabled	-0.2		V _{REG18}	V
V _{IH}	High-level input voltage	GPIO4, GPIO5, GPIO6, GPIO7	0.7 × V _{REG18}			V
V _{IL}	Low-level input voltage	GPIO4, GPIO5, GPIO6, GPIO7			0.3 x V _{REG18}	V
V _{IOHYS} (1)	Hysteresis of Input	GPIO4, GPIO5, GPIO6, GPIO7	75			mV
V _{OH}	Output voltage high	GPIO4, GPIO5, GPIO6, GPIO7: I _{OH} = -1mA	0.7 × V _{REG18}			V
V _{OL}	Output voltage low	GPIO4, GPIO5, GPIO6, GPIO7: I _{OL} = 3mA			0.3 × V _{REG18}	V
R _{WKPD}	Internal weak pull-down resistance	GPIO4, GPIO5, GPIO6, GPIO7	0.8	1	1.2	ΜΩ
R _{WKPU}	Internal weak pull-up resistance	GPIO4, GPIO5, GPIO6, GPIO7	0.8	1	1.2	МΩ
C _I ⁽¹⁾	Input capacitance	GPIO4, GPIO5, GPIO6, GPIO7		5		pF
I _{lkg} (1)	Input leakage current	GPIO4, GPIO5, GPIO6, GPIO7		1	2	μA

⁽¹⁾ Specified by design. Not production tested

6.21 Elliptical Curve Cryptography (ECC)

Typical values stated where $T_A = 25^{\circ}\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)⁽²⁾

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{ECC} (1)	EC-KCDSA signature signing time	ECC enabled, data ready	90	100	110	ms
t _{TRNG} (1)	TRNG creation time	TRNG enabled and 32 bit number ready	106	112	116	μs

⁽¹⁾ Specified by design. Not production tested

⁽²⁾ Additional information to be provided at device release to manufacturing (RTM)



6.22 SMBus Interface Timing

Typical values stated where $T_A = 25^{\circ}\text{C}$ and $V_{BAT} = 14.4\text{V}$, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and $V_{BAT} = 3.0\text{V}$ to 28V (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
SMBus 100k	(Hz		•		
f _{SMB}	SMBus operating frequency	TARGET mode, SMBC 50% duty cycle	10	100	kHz
f _{MAS}	SMBus host clock frequency		10	100	kHz
t _{BUF}	Bus free time between start and stop		4.7		μs
t _{HD:START}	Hold time after (repeated) start		4		μs
t _{SU:START}	Repeated start setup time		4.7		μs
t _{SU:STOP}	Stop setup time		4		μs
t _{HD:DATA}	Data hold time		0		ns
t _{SU:DATA}	Data setup time		250		ns
t _{TIMEOUT}	Error signal detect time		25	35	ms
t _{LOW}	Clock low period		4.7		μs
t _{HIGH}	Clock high period		4	50	μs
t _{LOW(SEXT)}	Cumulative clock low target extend time			25	ms
t _{LOW(MEXT)}	Cumulative clock low host extend time			10	ms
t _F	Clock fall time	V _{IH} (MIN) + 0.15 to V _{IL} (MAX) – 0.15		300	ns
t _R	Clock rise time	V _{IL} (MAX) – 0.15 to V _{IH} (MIN) + 0.15		1000	ns
t _{BUSLO}	Max SMBC/SMBD Low (BUSLO) Signal Detect Time by device	BLTx = 0x1 to 0x7	0.5	3.5	s
Δt _{BUSLO}	BUSLO detect time program step			0.5	s
C _D	Capacitive load for each bus line			400	pF
SMBus 400k	(Hz		•		
f _{SMB}	SMBus operating frequency	TARGET mode, SMBC 50% duty cycle	10	400	kHz
f _{MAS}	SMBus host clock frequency		10	400	kHz
t _{BUF}	Bus free time between start and stop		1.3		μs
t _{HD:START}	Hold time after (repeated) start		0.6		μs
t _{SU:START}	Repeated start setup time		0.6		μs
t _{SU:STOP}	Stop setup time		0.6		μs
t _{HD:DATA}	Data hold time		0		ns
t _{SU:DATA}	Data setup time		100		ns
t _{TIMEOUT}	Error signal detect time		25	35	ms
t _{LOW}	Clock low period		1.3		μs
t _{HIGH}	Clock high period		0.6	50	μs

Submit Document Feedback



6.22 SMBus Interface Timing (continued)

Typical values stated where T_A = 25°C and V_{BAT} = 14.4V, Min/Max values stated where T_A = -40°C to 85°C and V_{BAT} = 3.0V to 28V (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS MIN		TYP MAX		UNIT
t _{LOW(SEXT)}	Cumulative clock low target extend time				25	ms
t _{LOW(MEXT)}	Cumulative clock low host extend time				10	ms
t _F	Clock fall time	V _{IH} (MIN) + 0.15 to V _{IL} (MAX) – 0.15			300	ns
t _R	Clock rise time	V _{IL} (MAX) – 0.15 to V _{IH} (MIN) + 0.15			300	ns
t _{BUSLO}	Max SMBC/SMBD Low (BUSLO) Signal Detect Time by device	BLTx = 0x1 to 0x7	0.5		3.5	s
Δt _{BUSLO}	BUSLO detect time program step			0.5		s
C _D	Capacitive load for each bus line				400	pF
SMBus 1MH	lz				·	
f _{SMB}	SMBus operating frequency	TARGET mode, SMBC 50% duty cycle	10		1000	kHz
f _{MAS}	SMBus host clock frequency		10		1000	kHz
t _{BUF}	Bus free time between start and stop		0.5			μs
t _{HD:START}	Hold time after (repeated) start		0.26			μs
t _{SU:START}	Repeated start setup time		0.26			μs
t _{SU:STOP}	Stop setup time		0.26			μs
t _{HD:DATA}	Data hold time		0			ns
t _{SU:DATA}	Data setup time		50			ns
t _{TIMEOUT}	Error signal detect time		25		35	ms
t _{LOW}	Clock low period		0.5			μs
t _{HIGH}	Clock high period		0.26		50	μs
t _{LOW(SEXT)}	Cumulative clock low target extend time				25	ms
t _{LOW(MEXT)}	Cumulative clock low host extend time				10	ms
t _F	Clock fall time	V _{IH} (MIN) + 0.15 to V _{IL} (MAX) – 0.15			120	ns
t _R	Clock rise time	V _{IL} (MAX) – 0.15 to V _{IH} (MIN) + 0.15			120	ns
t _{BUSLO}	Max SMBC/SMBD Low (BUSLO) Signal Detect Time by device	BLTx = 0x1 to 0x7	0.5		3.5	s
Δt _{BUSLO}	BUSLO detect time program step			0.5		S
C _D	Capacitive load for each bus line				100	pF

⁽¹⁾ Specified by design. Not production tested






Figure 6-1. SMBus Timing Diagram

Submit Document Feedback



6.23 Typical Characteristics




Figure 6-2. Low-Frequency Oscillator Drift vs.
Temperature




Figure 6-3. High-Frequency Oscillator Drift vs.
Temperature





Figure 6-4. CC Offset Error vs. Temperature



Differential cell input mode




Figure 6-6. ADC Gain vs. Temperature





Figure 6-5. ADC Offset Error vs. Temperature

Figure 6-7. Internal Temperature Sensor Voltage Drift vs. Temperature

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback


23



7.5 Threshold = -12.5mV Threshold = -20mV Threshold = -40mV Thresh

Figure 6-9. Short Circuit Discharge Protection
Threshold vs. Temperature

Figure 6-8. Overtemperature Protection Threshold vs. Die Temperature



Threshold setting is -100 mV

Figure 6-10. Short Circuit Discharge Protection
Threshold vs. Temperature




Figure 6-11. Overcurrent Charge Protection
Threshold vs. Temperature





Figure 6-12. Overcurrent Discharge Protection Threshold vs. Temperature




Includes internal delay and LFO error

Figure 6-13. Current Wake Delay Time Error vs.
Temperature

Submit Document Feedback









Figure 6-14. Overtemperature Delay Time Error vs. Temperature

Figure 6-15. Short Circuit Discharge Delay Time Error vs. Temperature



Includes internal delay and LFO error

Figure 6-16. Overcurrent Protections Delay Time Error vs. Temperature




7 Detailed Description

7.1 Overview

The BQ41Z50 device, incorporating patented Dynamic Z-Track™ technology, is a highly integrated device that employs flash-based firmware and integrated hardware protection to provide a complete solution for battery stack architectures with 2-series to 4-series cells and processes instructions and data using a state-of-the-art, ultra-low-power 32-bit RISC processor. This fully integrated, single-chip, pack-based solution measures and maintains an accurate record of available capacity, voltage, current, temperature, and other critical parameters in Li-ion or Li-polymer batteries, including a diagnostic lifetime data monitor and black box recorder, and reports this information to the system host controller over an SMBus v3.2 compatible interface.

7.2 Functional Block Diagram



Submit Document Feedback



7.3 Feature Description

7.3.1 Primary (1st Level) Safety Features

The BQ41Z50 supports a wide range of battery and system protection features that can easily be configured.

The primary safety features include:

- Cell Undervoltage (CUV)
- · Cell Overvoltage (COV)
- AFE Overtemperature (OT)
- Short Circuit in Discharge (SCD)
- · Overcurrent in Charge (OCC)
- Overcurrent in Discharge 1 (OCD1)
- Overcurrent in Discharge 2 (OCD2)
- Overtemperature in Charge (OTC)
- Overtemperature in Discharge (OTD)
- Overtemperature FET (OTF)
- Undertemperature in Charge (UTC)
- Undertemperature in Discharge (UTD)
- Host Watchdog (HWD)
- Precharge Timeout (PTO)
- Charge Timeout (CTO)
- Overcharge (OC)
- Overcharging Voltage (CHGV)
- Overcharging Current (CHGC)
- · Over Pre-Charging Current (PCHGC)

7.3.2 Secondary (2nd Level) Safety Features

The secondary safety features of the BQ41Z50 can be used to indicate more serious faults via the FUSE pin. This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging.

The secondary safety features provide protection against:

- Safety Cell Undervoltage (SUV)
- Safety Cell Overvoltage (SOV)
- Safety Pack Overvoltage (SOVP)
- Safety Overcurrent in Charge (SOCC)
- Safety Overcurrent in Discharge (SOCD)
- Safety Overtemperature (SOT)
- Safety Overtemperature FET (SOF)
- Open Wire Detection (OWD)
- Open Thermistor
- Voltage Imbalance at Rest (VIMR)
- Voltage Imbalance Active (VIMA)
- CHG FET Failure (CFET)
- DSG FET Failure (DFET)
- Over Precharge Capacity (OPC)
- Fuse Failure (FUSE)
- AFE Register Failure (AFER)
- AFE Communication Failure (AFEC)
- Second Level Protector Trip (2LVL)
- Instruction Flash Checksum Failure (IFC)
- Open Cell Connection (OPNCELL)
- · Data Flash Wearout Failure (DFW)



7.3.3 Charge Control Features

The BQ41Z50 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range
- Handles more complex charging profiles. Allows for splitting the standard temperature range into two subranges and allows for varying the charging current according to the cell voltage
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts
- Reduces the charge difference of the battery cells in fully charged state of the battery pack gradually using a voltage-based cell balancing algorithm during charging. A voltage threshold can be set up for cell balancing to be active. This prevents fully charged cells from overcharging and causing excessive degradation and also increases the usable pack energy by preventing premature charge termination.
- Supports pre-charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicates charge status via charge and discharge alarms

7.3.4 Gas Gauging

The BQ41Z50 uses the Dynamic Z-Track™ algorithm to measure and calculate the available capacity in battery cells. The BQ41Z50 accumulates a measure of charge and discharge currents and compensates the charge current measurement for the temperature, state-of-charge, and relaxation time constants of the battery. The BQ41Z50 estimates self-discharge of the battery and also adjusts the self-discharge estimation based on temperature. The device also has TURBO mode support, which enables the BQ41Z50 to provide the necessary data for the MCU to determine what level of peak power consumption can be applied without causing a system reset or transient battery voltage level spike to trigger termination flags.

7.3.5 Lifetime Data Logging Features

The BQ41Z50 offers lifetime data logging for several critical battery parameters. The following parameters are updated every 10 hours if a difference is detected between values in RAM and data flash:

- Maximum and Minimum Cell Voltages
- Maximum Delta Cell Voltage
- Maximum Charge Current
- Maximum Discharge Current
- Maximum Average Discharge Current
- Maximum Average Discharge Power
- Maximum and Minimum Cell Temperature
- Maximum Delta Cell Temperature
- Maximum and Minimum Internal Sensor Temperature
- Maximum FET Temperature
- Number of Safety Events Occurrences and the Last Cycle of the Occurrence
- Number of Valid Charge Termination and the Last Cycle of the Valid Charge Termination
- Number of Qmax and Ra Updates and the Last Cycle of the Qmax and Ra Updates
- Number of Shutdown Events
- Cell Balancing Time for Each Cell (This data is updated every 2 hours if a difference is detected.)
- Total FW Runtime and Time Spent in Each Temperature Range (This data is updated every 2 hours if a difference is detected.)

7.3.6 Authentication

In addition to SHA-1- and SHA-2-based authentication, the BQ41Z50 device supports authentication by the host with Elliptic Curve Cryptography (ECC), which uses 233-bit key system for the authentication process. The BQ41Z50 device employs the EC-KCDSA variant of ECC authentication. Additionally, the ECC private key is required to be stored only in the Battery Pack Manager, which makes ECC-based key management more simple and secure. The signing time would be less than 100ms and the FW architecture to support this response time enables an additional level of protection.



Additional information will be provided at device release to manufacturing (RTM).

7.3.7 Configuration

7.3.7.1 Oscillator Function

The BQ41Z50 fully integrates the system oscillators and does not require any external components to support this feature.

7.3.7.2 Real Time Clock

The BQ41Z50 includes a Real Time Clock (RTC) that can provide the following information:

- Calendar
 - Day of the week
 - Day of the month
 - Month
 - 2-digit years with automatic leap-year adjustment
- · Time of Day
 - Milliseconds
 - Seconds
 - Minutes
 - Hours (12- or 24-hour format with optional daylight savings adjustment)

The RTC is sourced from the integrated low frequency oscillator and can be enabled in all power modes except SHUTDOWN. Two types of configurable alarms are available for the RTC to use: a Time of Day Alarm and a Periodic Alarm from seconds to milliseconds.

7.3.7.3 System Present Operation

The BQ41Z50 checks the PRES pin periodically (250ms). If PRES input is pulled to ground by the external system, the BQ41Z50 detects this as system present.

7.3.7.4 Emergency Shutdown

For battery maintenance, the emergency shutdown feature enables a push button action connecting the SHUTDN pin to shutdown an embedded battery pack system before removing the battery. A high-to-low transition of the SHUTDN pin signals the BQ41Z50 to turn off both CHG and DSG FETs, disconnecting the power from the system to safely remove the battery pack. The CHG and DSG FETs can be turned on again by another high-to-low transition detected by the SHUTDN pin or when a data flash configurable timeout is reached.

7.3.7.5 2-Series, 3-Series, or 4-Series Cell Configuration

In a 2-series cell configuration, VC4 is shorted to VC3 and VC2. In a 3-series cell configuration, VC4 is shorted to VC3.

7.3.7.6 Cell Balancing

The device supports cell balancing by bypassing the current of each cell during charging or at rest. If the device's internal bypass is used, up to 25mA can be bypassed and multiple cells can be bypassed at the same time. Higher cell balance current can be achieved by using an external cell balancing circuit. In external cell balancing mode, only one cell at a time can be balanced.

The cell balancing algorithm determines the amount of charge needed to be bypassed to balance the capacity of all cells.

7.3.7.7 LED Display

The BQ41Z50 has internal current sinks to support a 3-segment LED display for remaining capacity indication and/or a permanent fail (PF) error code indication. An external LDO must be used to drive the LED display.

Product Folder Links: BQ41Z50



7.3.8 Battery Parameter Measurements

7.3.8.1 Charge and Discharge Counting

The BQ41Z50 uses an integrating delta-sigma analog-to-digital converter (ADC) for coulomb and current measurement and a second delta-sigma ADC for individual cell and battery voltage and temperature measurement. The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SRP and SRN terminals, which should be connected so that the BQ41Z50 detects charge activity when $V_{SR} = V_{SRP} - V_{SRN}$ is positive and discharge activity when $V_{SR} = V_{SRP} - V_{SRN}$ is negative. The integrating ADC measures bipolar signals from -0.2V to 0.2V. Using the internal low frequency oscillator, the BQ41Z50 continuously integrates the signal over time.

7.3.8.2 Voltage

The BQ41Z50 updates the individual series cell voltages at 1-second intervals. The internal ADC of the BQ41Z50 measures the voltage then scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for Dynamic Z-Track[™] gas gauging.

7.3.8.3 Current

The BQ41Z50 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a $0.5m\Omega$ to $3m\Omega$ typ. sense resistor.

7.3.8.4 Temperature

The BQ41Z50 has an internal temperature sensor and inputs for four external temperature sensors. All five temperature sensor options can be individually enabled and configured for cell or FET temperature usage. Two configurable thermistor models are provided to allow the monitoring of cell temperature in addition to FET temperature, which use a different thermistor profile.

7.3.8.5 Communications

The BQ41Z50 supports the two-wire SMBus v3.2 interface with packet error checking (PEC) options per the SBS specification.

7.3.8.5.1 SMBus On and Off State

The BQ41Z50 detects an SMBus off state when SMBC and SMBD are low for two or more seconds. Clearing this state requires that either SMBC or SMBD transition high. The communication bus will resume activity within 1 ms.

7.4 Device Functional Modes

The BQ41Z50 supports multiple power modes to reduce power consumption:

- In NORMAL mode, the BQ41Z50 performs measurements, calculations, protection decisions, and data updates in 250ms intervals. Between these intervals, the BQ41Z50 is in a reduced power stage.
- In SLEEP mode, the BQ41Z50 performs measurements, calculations, protection decisions, and data updates in adjustable time intervals. Between these intervals, the BQ41Z50 is in a reduced power stage. The BQ41Z50 has a wake function that enables exit from SLEEP mode when current flow or failure is detected.
- In SHUTDOWN mode, the BQ41Z50 is completely disabled.

8 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.



8.1 Application Information

The BQ41Z50 is a gas gauge with primary protection support that can be used with a 2-series to 4-series Li-ion or Li-polymer battery pack. To implement and design a comprehensive set of parameters for a specific battery pack, users need the Battery Management Studio (bqStudio) graphical user-interface tool installed on a PC during development. The firmware installed on the bqStudio tool has default values for this product. Using the bqStudio tool, these default values can be changed to cater to specific application requirements during development once the system parameters, such as fault trigger thresholds for protection, enable/disable of certain features for operation, configuration of cells, chemistry that best matches the cell used, and more, are known. This data is referred to as the "golden image."

8.2 Typical Applications




Figure 8-1. Application Schematic



8.2.1 Design Requirements

Table 8-1 shows the default settings for the main parameters. Use the bqStudio tool to update the settings to meet the specific application or battery pack configuration requirements.

The device should be calibrated before any gauging test. Follow the bqStudio **Calibration** page to calibrate the device, and use the bqStudio **Chemistry** page to update the match chemistry profile to the device.

Table 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE
Cell Configuration	3S1P (3-series with 1-parallel) ⁽¹⁾
Design Capacity	4400mAh
Device Chemistry	1210 (LiCoO2/graphitized carbon)
Cell Overvoltage at Standard Temperature	4300mV
Cell Undervoltage	2500mV
Shutdown Voltage	2300mV
Overcurrent in CHARGE Mode	6000mA
Overcurrent in DISCHARGE Mode	-6000mA
Short Circuit in DISCHARGE Mode	0.1V/R _{Sense} across SRP, SRN
Safety Overvoltage	4500mV
Cell Balancing	Disabled
Internal and External Temperature Sensor	External Temperature Sensor is used.
Undertemperature Charging	0°C
Undertemperature Discharging	0°C
BROADCAST Mode	Disabled

⁽¹⁾ When using the device the first time, if a 2S battery pack is used, then a charger or power supply should be connected to the PACK+ terminal to prevent device shutdown. Then update the cell configuration before removing the charger connection.

8.2.2 Detailed Design Procedure

8.2.2.1 High-Current Path

The high-current path begins at the PACK+ terminal of the battery pack. As charge current travels from the PACK+ terminal, it finds its way through protection FETs, a chemical fuse, the lithium-ion cells and cell connections, the sense resistor, and then returns to the PACK- terminal (see Figure 8-2). In addition, some components are placed across the PACK+ and PACK- terminals to reduce effects from electrostatic discharge.

8.2.2.1.1 Protection FETs

Select the N-channel charge and discharge FETs for a given application. Most portable battery applications are a good match for the CSD17308Q3. For more information, please see CSD17308Q3 30-V N-Channel NexFETTM Power MOSFETs. The TI CSD17308Q3 is a 47A, 30-V device with $R_{DS(ON)}$ of $8.2m\Omega$ when the gate drive voltage is 8V.

If a precharge FET is used, R2 is calculated to limit the precharge current to the desired rate. Be sure to account for the power dissipation of the series resistor. The precharge current is limited to $(V_{CHARGER} - V_{BAT})/R2$ and maximum power dissipation is $(V_{CHARGER} - V_{BAT})^2/R2$.

The gates of all protection FETs are pulled to the source with a high-value resistor between the gate and source to ensure they are turned off if the gate drive is open.

Capacitors C1 and C2 help protect the FETs during an ESD event. Using two devices ensures normal operation if one becomes shorted. To have good ESD protection, the copper trace inductance of the capacitor leads must be designed to be as short and wide as possible. Ensure that the voltage rating of both C1 and C2 are adequate to hold off the applied voltage if one of the capacitors becomes shorted.






Figure 8-2. BQ41Z50 Protection FETs

8.2.2.1.2 Chemical Fuse

The chemical fuse (Dexerials, Uchihashi, and so forth) is ignited under command from either the BQ296103 secondary voltage protection IC or the FUSE pin of the BQ41Z50 gas gauge. For more information, please see BQ296xxx Overvoltage Protection for 2-Series, 3-Series, and 4-Series Cell Li-Ion Batteries with Regulated Output Supply. Either of these events applies a positive voltage to the gate of Q6, shown in Figure 8-3, which then sinks current from the third terminal of the fuse causing it to ignite and open permanently.

It is important to carefully review the fuse specifications and match the required ignition current to that available from the N-channel FET. Ensure that the proper voltage, current, and $R_{DS(ON)}$ ratings are used for this device. The fuse control circuit is discussed in detail in *Section 8.2.2.2.5*.






Figure 8-3. FUSE Circuit

8.2.2.1.3 Lithium-Ion Cell Connections

The important part to remember about the cell connections is that high current flows through the top and bottom connections; therefore, the voltage sense leads at these points must be made with a Kelvin connection to avoid any errors due to a drop in the high-current copper trace. The location marked 4P in Figure 8-4 indicates the Kelvin connection of the most positive battery node. The single-point connection at 1N to the low-current ground is needed to avoid an undesired voltage drop through long traces while the gas gauge is measuring the bottom cell voltage.

Submit Document Feedback






Figure 8-4. Lithium-Ion Cell Connections

8.2.2.1.4 Sense Resistor

As with the cell connections, the quality of the Kelvin connections at the sense resistor is critical. The sense resistor must have a temperature coefficient no greater than 50ppm in order to minimize current measurement drift with temperature. Choose the value of the sense resistor to correspond to the available overcurrent and short-circuit ranges of the BQ41Z50. Select the smallest value possible to minimize the negative voltage generated on the BQ41Z50 V_{SS} node(s) during a short circuit. This pin has an absolute minimum of -0.3V. Parallel resistors can be used as long as good Kelvin sensing is ensured. The device is designed to support a $0.5m\Omega$ to $3m\Omega$ sense resistor.




Figure 8-5. Sense Resistor

8.2.2.1.5 ESD Mitigation

A pair of series $0.1\mu F$ ceramic capacitors is placed across the PACK+ and PACK- terminals to help in the mitigation of external electrostatic discharges. The two devices in series ensure continued operation of the pack if one of the capacitors becomes shorted.

Optionally, a tranzorb such as the SMBJ2A or a spark gap can be placed across the terminals to further improve ESD immunity.

8.2.2.2 Gas Gauge Circuit

The gas gauge circuit includes the BQ41Z50 and its peripheral components. These components are divided into the following groups: Coulomb Counter Differential Low-Pass Filter, LDOs, System Present, SMBus Communication, FUSE circuit, and LEDs.



8.2.2.2.1 Coulomb-Counting Interface

The BQ41Z50 uses an integrating delta-sigma ADC for current measurements. Add 100Ω resistors (R35 and R36) from the sense resistor to the SRP and SRN inputs of the device. Place a $0.1\mu F$ (C20) filter capacitor across the SRP and SRN inputs. Optional $0.1\mu F$ filter capacitors can be added at the SRP and SRN inputs of the device for additional noise filtering if required for your circuit.




Figure 8-6. Differential Filter

8.2.2.2.2 Low-dropout Regulators (LDOs)

The BQ41Z50 includes two low dropout regulators to support the device: REG18 and REG135.




Figure 8-7. External Capacitors for LDOs

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: BQ41Z50



8.2.2.2.2.1 REG18

A 1µF capacitor (C14) is required to be connected as close to the REG18 pin as possible for optimal operation.

There is output short protection of the LDO.

8.2.2.2.2.2 REG135

A 1µF capacitor (C13) is required to be connected as close to the REG135 pin as possible for optimal operation.

There is output short protection of the LDO.

8.2.2.2.3 System Present

The system present signal is used to inform the gas gauge whether the pack is installed into or removed from the system. In the host system, this pin is grounded. The BQ41Z50 $\overline{\text{PRES}}$ pin is occasionally sampled to test for system present for applications with a removable battery pack. To save power, the internal weak pull-up on the $\overline{\text{PRES}}$ pin is used by the gas gauge during a brief sampling pulse once per 250ms. A resistor can be used to pull the signal low and the total resistance must be no greater than $340\text{k}\Omega$ to ensure the test pulse is lower than the VIL limit. The pullup voltage is sourced from REG18.




Figure 8-8. System Present Pull-Down Resistor

Because the system present signal is part of the pack connector interface to the outside world, it must be protected from external electrostatic discharge events. The PRES pin has integrated ESD protection circuits. However, an ESD TVS diode (U3), such as TPD1E10B06 with a 30kV ESD contact rating, can be used to provide supplemental protection against such events.




Figure 8-9. System Present ESD and Short Protection



8.2.2.2.4 SMBus Communication

The SMBus clock and data pins have integrated high-voltage ESD protection circuits, however, adding a Zener diode or ESD TVS diode (U5 and U6) provides more robust ESD performance.

The ALERT pin also has integrated high-voltage ESD protection circuits. Similar to the SMBus pins, a Zener diode or ESD TVS diode (U2) can be added for more robust ESD performance.

The SMBus clock and data lines have internal pulldown. When the gas gauge senses that both lines are low (such as during removal of the pack), the device performs auto-offset calibration and then goes into SLEEP mode to conserve power.




Figure 8-10. ESD Protection for SMB Communication

8.2.2.2.5 FUSE Circuitry

The FUSE pin of the BQ41Z50 is designed to ignite the chemical fuse if one of the various safety criteria is violated. The FUSE pin also monitors the state of the secondary-voltage protection IC. Q6 ignites the chemical fuse when its gate is high. The 6.5V output of the BQ41Z50 is divided by R24 and R25, which provides adequate gate drive for Q6 while guarding against excessive back current into the BQ296103 if the FUSE signal is high.

Using C5 is generally a good practice, especially for RFI immunity. C5 may be removed, if desired, because the chemical fuse is a comparatively slow device and is not affected by any sub-microsecond glitches that come from the FUSE output during the cell connection process.

If the FUSE output is not used, it should be connected to VSS.






Figure 8-11. FUSE Circuit

8.2.2.3 Secondary-Current Protection

The BQ41Z50 provides secondary overcurrent and short-circuit protection, cell balancing, cell voltage multiplexing, and voltage translation. The following discussion examines cell and battery inputs, pack and FET control, temperature output, and cell balancing.

8.2.2.3.1 Cell and Battery Inputs

Each cell input is conditioned with a simple RC filter, which provides ESD protection during cell connect and acts to filter unwanted voltage transients. The resistor value allows some trade-off for cell balancing versus safety protection.

The integrated cell balancing FETs allow the AFE to bypass cell current around a given cell or numerous cells, effectively balancing the entire battery stack. External series resistors placed between the cell connections and the VCx pins set the balancing current magnitude. The internal FETs provide a typical 95Ω resistance. Series input resistors between $100~\Omega$ and $1~k\Omega$ are recommended for effective cell balancing.

The BAT input uses a diode (D2) to isolate and decouple it from the cells in the event of a transient dip in voltage caused by a short-circuit event.

Also, as described in *Section 8.2.2.1*, the top and bottom nodes of the cells must be sensed at the battery connections with a Kelvin connection to prevent voltage sensing errors caused by a drop in the high-current PCB copper.






Figure 8-12. Cell and BAT Inputs

8.2.2.3.2 External Cell Balancing

Internal cell balancing can only support up to 25mA. External cell balancing provide as another option for faster cell balancing. For details, refer to the *Fast Cell Balancing Using External MOSFET Application Note*.

8.2.2.3.3 PACK and FET Control

The PACK and V_{CC} inputs provide power to the BQ41Z50 from the charger. The PACK input also provides a method to measure and detect the presence of a charger.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated






Figure 8-13. BQ41Z50 PACK and FET Control

The N-channel charge and discharge FETs are controlled with $5.1k\Omega$ series gate resistors, which provide a switching time constant of a few microseconds. The $10M\Omega$ resistors ensure that the FETs are off in the event of an open connection to the FET drivers.

Q4 is provided to protect the discharge FET (Q3) in the event of a reverse-connected charger. Without Q4, Q3 can be driven into its linear region and suffer severe damage if the PACK+ input becomes slightly negative. Q4 turns on in that case to protect Q3 by shorting its gate to source. To use the simple ground gate circuit, the FET must have a low gate turn-on threshold. If it is desired to use a more standard device, such as the 2N7002 from the reference schematic, the gate should be biased up to 3.3 V with a high-value resistor.

The BQ41Z50 device has the capability to provide a current-limited charging path typically used for low battery voltage or low temperature charging. The BQ41Z50 device uses an external P-channel, precharge FET (Q1) controlled by PCHG.

8.2.2.3.4 Temperature Measurement

For the BQ41Z50 device, TS1, TS2, TS3, and TS4 provide thermistor drive-under firmware control. Each pin can be enabled with an integrated $18k\Omega$ (typical) linearization pull-up resistor to support the use of a $10k\Omega$ at 25°C NTC external thermistor such as a Mitsubishi BN35-3H103. The reference design includes four $10k\Omega$ thermistors: RT1, RT2, RT3, and RT4. The BQ41Z50 device supports up to four external thermistors. Connect unused thermistor pins to VSS.






Figure 8-14. Thermistor Drive

8.2.2.3.5 LEDs

Three LED control outputs provide constant current sinks for the driving external LEDs. These outputs are configured to provide voltage and control for up to 5 LEDs. No external bias voltage is required. Unused LEDCNTLx pins can remain open or they can be connected to VSS via a $20k\Omega$ resistor. The DISP pin should be connected to VSS, if the LED feature is not used.




Figure 8-15. LEDs

8.3 Power Supply Recommendations

The device manages its supply voltage dynamically according to the operation conditions. Normally, the BAT input is the primary power source to the device. The BAT pin should be connected to the positive termination of the battery stack. The input voltage for the BAT pin ranges from 3V to 28V.

The VCC pin is the secondary power input, which activates when the BAT voltage falls below minimum VCC. This enables the device to source power from a charger (if present) connected to the PACK pin. The VCC pin should be connected to the common drain of the CHG and DSG FETs. The charger input should be connected to the PACK pin.

The BAT input requires a $1\mu F$ capacitor connected to VSS and placed as close to the BAT pin as possible. The BAT input also requires a diode between the top of the battery stack and the input capacitor so the input capacitor is not discharged when PACK is shorted to VSS.

The VCC input does not require a capacitor, but if one is added, a $1\mu F$ capacitor should be connected as close to the VCC pin as possible.



8.4 Layout

8.4.1 Layout Guidelines

A battery fuel gauge circuit board is a challenging environment due to the fundamental incompatibility of high-current traces and ultra-low current semiconductor devices. The best way to protect against unwanted trace-to-trace coupling is with a component placement, such as that shown in Figure 8-16, where the high-current section is on the opposite side of the board from the electronic devices. Clearly this is not possible in many situations due to mechanical constraints. Still, every attempt should be made to route high-current traces away from signal traces, which enter the BQ41Z50 directly. IC references and registers can be disturbed and in rare cases damaged due to magnetic and capacitive coupling from the high-current path. Note that during surge current and ESD events, the high-current traces appear inductive and can couple unwanted noise into sensitive nodes of the gas gauge electronics, as illustrated in Figure 8-17.




Figure 8-16. Separating High- and Low-Current Sections Provides an Advantage in Noise Immunity





Figure 8-17. Avoid Close Spacing Between High-Current and Low-Level Signal Lines

Kelvin voltage sensing is extremely important in order to accurately measure current and top and bottom cell voltages. Place all filter components as close as possible to the device. Route the traces from the sense resistor in parallel to the filter circuit. Adding a ground plane around the filter network can add additional noise immunity. Figure 8-18 and Figure 8-19 demonstrates correct kelvin current sensing.

Copyright © 2024 Texas Instruments Incorporated





To SRP - SRN pin or HSRP - HSRN pin

Figure 8-18. Sensing Resistor PCB Layout





Figure 8-19. Sense Resistor, Ground Shield, and Filter Circuit Layout

Some suggestions to improve the system level resiliancy to ESD were tested and improved the performance significantly:

- Add ground planes—Ground planes are used to add distributed capacitance to the layout itself, this reduces the voltage seen on the pins of the IC. For multilayer PCBs, separate the signal layers with a ground plane. Add more layers to improve the ESD system level performance.
- Keep the VCC cap populated and as close as possible to the gauge IC.

8.4.1.1 Protector FET Bypass and Pack Terminal Bypass Capacitors

The general principle is to use wide copper traces to lower the inductance of the bypass capacitor circuit. In Figure 8-20, an example layout demonstrates this technique.



Copyright © 2016, Texas Instruments Incorporated

Figure 8-20. Use Wide Copper Traces to Lower the Inductance of Bypass Capacitors C1, C2, and C3



8.4.1.2 ESD Spark Gap

Protect SMBus clock, data, and other communication lines from ESD with a spark gap at the connector. The pattern in Figure 8-21 recommended, with 0.2-mm spacing between the points.




Figure 8-21. Recommended Spark-Gap Pattern Helps Protect Communication Lines from ESD

8.4.2 Layout Example




Figure 8-22. Top Layer






Figure 8-23. Internal Layer 1




Figure 8-24. Internal Layer 2






Figure 8-25. Bottom Layer



9 Device and Documentation Support

9.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, BQ296xxx Overvoltage Protection for 2-Series, 3-Series, and 4-Series Cell Li-Ion Batteries with Regulated Output Supply
- Texas Instruments, CSD17308Q3 30-V N-Channel NexFET™ Power MOSFETs

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

Dynamic Z-Track[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES				
June 2024	*	Initial Release				

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 26-Jun-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PBQ41Z50RSNT	ACTIVE	QFN	RSN	32	250	TBD	Call TI	Call TI	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated